

Experiment 1 - Clock and Periodic Signal Generation

Mohammad
Saadati,
810198410

Abstract— This document is Mohammad Saadati report on experiment 1 for digital logic design laboratory. In this experiment we will discuss about different method of clock generation, Frequency Divider and Baud Generator for UART Serial Communication.


Keywords— Ring Oscillator, LM555, Schmitt Trigger, Frequency Divider, Baud Rate Generation for UART Serial Communication.

INTRODUCTION

Most of digital circuits use a system called clock to work property and there are many methods to generate clock but we discuss about three of them in this experiment then we will design a Baud Rate Generation for UART Serial Communication.


1. CLOCK GENERATION USING ICs AND ANALOG COMPONENTS

A. Ring Oscillator




$$T_{\text{clock}} = 2N * \text{Delay}_{\text{inv}}$$
$$N = 5, T_{\text{clock}} = 19.3 \text{ ns}$$
$$\text{Delay}_{\text{inv}} = 1.93 \text{ ns}$$

B. LM555 Timer




$$R_2 = 1k, T_{\text{on}} = 14 \mu\text{s}, T_{\text{off}} = 7 + 14 \mu\text{s}$$
$$\text{Duty Cycle (Theory)} = 2 / 3 = 66.67\%$$
$$\text{Duty Cycle} = 14 / 21 = 66.67\%$$



$$R_2 = 10k, T_{on} = 76\mu s, T_{off} = 71 + 76\mu s$$

$$\text{Duty Cycle (Theory)} = 11 / 21 = 52.38 \%$$

$$\text{Duty Cycle} = 76 / 147 = 51.70 \%$$



$$R_2 = 100k, T_{on} = 707\mu s, T_{off} = 707 + 694\mu s$$


$$\text{Duty Cycle (Theory)} = 101 / 201 = 50.24 \%$$

$$\text{Duty Cycle} = 707 / 1401 = 50.46 \%$$

C. Schmitt Trigger Oscillator


$$f = \alpha / RC, f = 1 / T$$

$$\alpha = RC / T$$




$$T = 9.38\mu s, R = 1k, C = 10n$$

$$\alpha = 1.06$$



$$T = 15.4\mu s, R = 2.2k, C = 10n$$

$$\alpha = 1.42$$



$$T = 3137 \mu s, R = 470k, C = 10n$$

$$\alpha = 1.49c.$$


2. FPGA DESIGN

A. Ring Oscillator

```


1 module RingOscillator1 #(parameter n = 5, delay = 10) (input start, enable, output clk);
2   wire w[0:n];
3   assign w[0] = enable ? w[n] : start;
4   assign clk = w[n];
5   generate
6     for (i = 0; i < n; i = i + 1) begin : inv
7       not #delay invg(w[i+1], w[i]);
8     end
9   endgenerate
10 endmodule
11
12 module RingOscillator2 #(parameter n = 5, delay = 10) (input start, enable, output clk);
13   wire w0, wn;
14   assign w0 = enable ? wn : start;
15   assign clk = wn;
16   not #(delay'n) invg(wn, w0);
17 endmodule
18
19 module RingOscillatorTB();
20   wire out1, out2;
21   reg en = 1'b0;
22   reg s = 1'b0;
23   RingOscillator1 #(5, 2) t1(s, en, out1);
24   RingOscillator2 #(5, 2) t2(s, en, out2);
25   initial begin
26     #40 s = 1'b1;
27     #40 en = 1'b1;
28     #200 $stop;
29   end
30 endmodule
31

```



$$T = 20ns, f = 50KHz$$


B. Synchronos Counter as a Frequency Divider



$$T_{clk} = 10000ps, T_{co} = 11297552$$

$$T_{co} / T_{clk} = 113$$

C. T Flip-Flop



$$T_{clk} = 10000ps, T_{co} = 11297552$$

$$T_{co} / T_{clk} = 113$$