


# SPI



# RAM

## Design:

```
1 module RAM (din,clk,rst_n,rx_valid,dout,tx_valid);
2
3 input      [9:0] din;
4 input      clk, rst_n, rx_valid;
5
6 output reg [7:0] dout;
7 output reg      tx_valid;
8
9 reg [7:0] MEM [255:0];
10
11 reg [7:0] Rd_Addr, Wr_Addr;
12
13 always @(posedge clk) begin
14     if (~rst_n) begin
15         dout <= 0;
16         tx_valid <= 0;
17         Rd_Addr <= 0;
18         Wr_Addr <= 0;
19     end
20     else begin // begin & end has been added
21         if (rx_valid) begin
22             case (din[9:8])
23                 2'b00 : Wr_Addr <= din[7:0];
24                 2'b01 : MEM[Wr_Addr] <= din[7:0];
25                 2'b10 : Rd_Addr <= din[7:0];
26                 2'b11 : dout <= MEM[Rd_Addr]; // fixed to read from MEM[Rd_Addr] not MEM[Wr_Addr]
27                 default : dout <= 0;
28             endcase
29         end
30         tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;
31     end
32 end
33
34 endmodule
```

## Golden model:

```
1 module RAM_gold (din , rx_valid , tx_valid , clk , rst_n , dout);
2   parameter MEM_WIDTH = 8 , MEM_DEPTH = 256 , ADDER_SIZE = 8;
3   input [MEM_WIDTH-1:0] din;
4   reg [ADDER_SIZE-1:0] addr_wr;
5   reg [ADDER_SIZE-1:0] addr_rd;
6   input rx_valid , clk , rst_n;
7   output reg tx_valid;
8   output reg [MEM_WIDTH-1:0] dout;
9
10  reg [MEM_WIDTH-1:0] mem [MEM_DEPTH-1:0];
11
12  always@(posedge clk) begin
13    if(~rst_n) begin
14      dout <= 0;
15      tx_valid <= 0;
16      addr_wr <= 0;
17      addr_rd <= 0;
18    end
19    else begin
20      if(rx_valid) begin
21        case(din[9:8])
22          2'b00 : begin
23            addr_wr <= din[7:0];
24            tx_valid <= 0;
25          end
26          2'b01 : begin
27            mem [addr_wr] <= din[7:0];
28            tx_valid <= 0;
29          end
30          2'b10 : begin
31            addr_rd <= din[7:0];
32            tx_valid <= 0;
33          end
34          2'b11 : begin
35            dout <= mem [addr_rd];
36            tx_valid <= 1;
37          end
38        endcase
39      end
40      else begin
41        tx_valid <= 0;
42      end
43    end
44  end
45 end
46 endmodule
```

## Config db:

```
1 package ram_config;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4
5   class ram_config_obj extends uvm_object;
6     `uvm_object_utils(ram_config_obj);
7
8     virtual ram_if ram_config_vif;
9
10    function new(string name = "ram_config_obj");
11      super.new(name);
12    endfunction
13
14  endclass
15
16
17 endpackage
```

# SVA:

```
1 module ram_sva (
2     input  clk,
3     input  rx_valid,
4     input  rst_n,
5     input [9:0] din,
6     input  tx_valid,
7     input [7:0] dout
8 );
9
10    localparam IDLE      = 3'b000;
11    localparam WRITE     = 3'b001;
12    localparam CHK_CMD   = 3'b010;
13    localparam READ_ADD  = 3'b011;
14    localparam READ_DATA = 3'b100;
15
16    // Assertions
17
18    // rst Assertion
19    rst_assert:assert    property (@(posedge clk) !rst_n |=> (!tx_valid && !dout));
20    rst_cover:cover      property (@(posedge clk) !rst_n |=> (tx_valid && !dout));
21
22    // tx_valid 1 Assertion
23    tx_valid_1_assert:assert property (@(posedge clk) disable iff (!rst_n) (din[9:8] == 2'b00 || din[9:8] == 2'b01 || din[9:8] == 2'b10) |=> (!tx_valid));
24    tx_valid_1_cover:cover  property (@(posedge clk) disable iff (!rst_n) (din[9:8] == 2'b00 || din[9:8] == 2'b01 || din[9:8] == 2'b10) |=> (!tx_valid));
25
26    // tx_valid 2 Assertion
27    tx_valid_2_assert:assert property (@(posedge clk) disable iff (!rst_n) (din[9] && din[8] && rx_valid) |=> $rose(tx_valid) ##1 $fell(tx_valid) [-1]);
28    tx_valid_2_cover:cover  property (@(posedge clk) disable iff (!rst_n) (din[9] && din[8] && rx_valid) |=> $rose(tx_valid) ##1 $fell(tx_valid) [-1]);
29
30    // write Assertion
31    write_assert:assert   property (@(posedge clk) disable iff (!rst_n) (rx_valid && din[9:8] == 2'b00) |=> (din[9:8] == 2'b01) [-1]);
32    write_cover:cover     property (@(posedge clk) disable iff (!rst_n) (rx_valid && din[9:8] == 2'b00) |=> (din[9:8] == 2'b01) [-1]);
33
34    // read Assertion
35    read_assert:assert   property (@(posedge clk) disable iff (!rst_n) (rx_valid && din[9:8] == 2'b10) |=> (din[9:8] == 2'b11) [-1]);
36    read_cover:cover     property (@(posedge clk) disable iff (!rst_n) (rx_valid && din[9:8] == 2'b10) |=> (din[9:8] == 2'b11) [-1]);
37
38
39
40 endmodule
```

# Seq item:

```
1 package seq_item_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4
5   typedef enum bit [1:0] {
6     WRITE_ADDR = 2'b00,
7     WRITE_DATA = 2'b01,
8     READ_ADDR = 2'b10,
9     READ_DATA = 2'b11
10    } operation_t;
11
12  class ram_seq_item extends uvm_sequence_item;
13    `uvm_object_utils(ram_seq_item);
14
15    operation_t prev_op;
16    rand logic [9:0] din;
17    rand bit rst_n, rx_valid;
18
19    logic [7:0] dout, dout_ref;
20    bit tx_valid, tx_valid_ref;
21
22
23    function new(string name = "ram_seq_item");
24      super.new(name);
25    endfunction
26
27    constraint c_rst {rst_n dist {1 := 95 , 0 := 5};}
28
29    constraint c_rx_valid {rx_valid dist {1 := 95 , 0 := 5};}
30
31
32    function string convert2string();
33      return $sformatf ("rst_n = %b, din = %b, rx_valid = %b, dout = %b, tx_valid = %b", super.convert2string(), rst_n, din, rx_valid, dout, tx_valid);
34    endfunction
35
36
37    function string convert2string_stimulus();
38      return $sformatf ("rst_n = %b, din = %b, rx_valid = %b",rst_n, din, rx_valid);
39    endfunction
40
41  endclass
42
43 endpackage
```

## Rst seq:

```
1 package rst_sequence;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class ram_RST_seq extends uvm_sequence #(ram_seq_item);
7     `uvm_object_utils(ram_RST_seq);
8
9     ram_seq_item seq_item;
10
11    function new(string name = "ram_RST_seq");
12      super.new(name);
13    endfunction
14
15    task body;
16      seq_item = ram_seq_item :: type_id :: create ("seq_item");
17      start_item(seq_item);
18      seq_item.rst_n      = 0;
19      seq_item.din        = 0;
20      seq_item.rx_valid   = 0;
21      finish_item(seq_item);
22    endtask
23  endclass
24
25 endpackage
```

# Write only seq:

```
1 package write_sequence;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6     class ram_write_seq extends uvm_sequence #(ram_seq_item);
7         `uvm_object_utils(ram_write_seq);
8
9         ram_seq_item seq_item;
10        operation_t prev_op;
11
12        function new(string name = "ram_write_seq");
13            super.new(name);
14        endfunction
15
16        task body;
17            seq_item = ram_seq_item :: type_id :: create ("seq_item");
18            prev_op = WRITE_ADDR; // Start with Write Address
19
20            repeat (10000) begin
21                start_item(seq_item);
22
23                    // Constraint 3: Write Address followed by Write Address or Write Data
24                    if (!seq_item.randomize() with []
25                        seq_item.din[9:8] inside {2'b00, 2'b01};
26                        if (prev_op == WRITE_ADDR) {
27                            seq_item.din[9:8] inside {WRITE_ADDR, WRITE_DATA};
28                        } else if (prev_op == WRITE_DATA) {
29                            seq_item.din[9:8] == WRITE_ADDR; // After Write Data, go back to Write Address
30                        }
31                    ]) begin
32                        `uvm_error("RAND_FAIL", "Randomization failed in write sequence")
33                    end
34
35                    prev_op = operation_t'(seq_item.din[9:8]);
36                    seq_item.prev_op = prev_op;
37
38                    finish_item(seq_item);
39                end
40            endtask
41
42        endclass
43
44    endpackage
```

# Read only seq:

```
1 package read_sequence;
6   class ram_read_seq extends uvm_sequence #(ram_seq_item);
7     `uvm_object_utils(ram_read_seq);
8
9     ram_seq_item seq_item;
10    operation_t prev_op;
11
12    function new(string name = "ram_read_seq");
13      super.new(name);
14    endfunction
15
16    task body;
17      seq_item = ram_seq_item :: type_id :: create ("seq_item");
18      prev_op = READ_ADDR; // Start with Rrad Address
19
20      repeat (10000) begin
21        start_item(seq_item);
22        if (!seq_item.randomize() with {
23          seq_item.din[9:8] inside {2'b10, 2'b11};
24          if (prev_op == READ_ADDR) {
25            seq_item.din[9:8] inside {READ_ADDR, READ_DATA};
26          } else if (prev_op == READ_DATA) {
27            seq_item.din[9:8] == READ_ADDR; // After Read Data, go back to Read Address
28          }
29        }) begin
30          `uvm_error("RAND_FAIL", "Randomization failed in read sequence")
31        end
32
33        prev_op = operation_t'(seq_item.din[9:8]);
34        seq_item.prev_op = prev_op;
35
36        finish_item(seq_item);
37      end
38    endtask
39
40  endclass
41
42 endpackage
```

# Read write seq:

```
1 package Write_Read_sequence;
2   import uvm_pkg::*;
3   include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6 class ram_Write_Read_seq extends uvm_sequence #(ram_seq_item);
7   `uvm_object_utils(ram_Write_Read_seq);
8
9   ram_seq_item seq_item;
10  operation_t prev_op;
11
12  function new(string name = "ram_Write_Read_seq");
13    super.new(name);
14  endfunction
15
16  task body;
17    seq_item = ram_seq_item :: type_id :: create ("seq_item");
18    prev_op = WRITE_ADDR; // Start with Write Address
19
20    repeat (10000) begin
21      start_item(seq_item);
22      if (!seq_item.randomize() with {
23
24        // Write Address followed by Write Address or Write Data
25        if (prev_op == WRITE_ADDR) [
26          seq_item.din[9:8] inside {WRITE_ADDR, WRITE_DATA};
27        ]
28        // After Write Data: 60% Read Address, 40% Write Address
29        else if (prev_op == WRITE_DATA) {
30          seq_item.din[9:8] dist { READ_ADDR := 60, WRITE_ADDR := 40 };
31        }
32        // Read Address followed by Read Address or Read Data
33        else if (prev_op == READ_ADDR) {
34          seq_item.din[9:8] inside {READ_ADDR, READ_DATA};
35        }
36        // After Read Data: 60% Write Address, 40% Read Address
37        else if (prev_op == READ_DATA) {
38          seq_item.din[9:8] dist { WRITE_ADDR := 60, READ_ADDR := 40 };
39        }
40      }) begin
41        `uvm_error("RAND_FAIL", "Randomization failed in write_read sequence")
42      end
43
44      prev_op = operation_t'(seq_item.din[9:8]);
45      seq_item.prev_op = prev_op;
46
47      finish_item(seq_item);
48    end
49  endtask
50
51 endclass
52
53 endpackage
```

## Sqr:

```
1 package sequencer_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6     class ram_sqr extends uvm_sequencer #(ram_seq_item);
7         `uvm_component_utils(ram_sqr);
8         function new(string name = "ram_sqr", uvm_component parent = null);
9             super.new(name,parent);
10            endfunction
11        endclass
12    endpackage
```

## Driver:

```
1 package ram_driver;
2     import ram_config::*;
3     import seq_item_pkg::*;
4     import uvm_pkg::*;
5     `include "uvm_macros.svh"
6
7     class ram_driver extends uvm_driver #(ram_seq_item);
8         `uvm_component_utils(ram_driver);
9
10        virtual ram_if ram_vif;
11        ram_seq_item stim_seq_item;
12
13        function new(string name = "ram_driver", uvm_component parent = null);
14            super.new(name,parent);
15        endfunction
16
17        task run_phase(uvm_phase phase);
18            super.run_phase(phase);
19
20            forever begin
21                stim_seq_item = ram_seq_item :: type_id :: create("stim_seq_item");
22                seq_item_port.get_next_item(stim_seq_item);
23                ram_vif.din      = stim_seq_item.din;
24                ram_vif.rst_n    = stim_seq_item.rst_n;
25                ram_vif.rx_valid = stim_seq_item.rx_valid;
26                @(negedge ram_vif.clk);
27                seq_item_port.item_done();
28                `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(), UVM_HIGH)
29            end
30
31        endtask
32
33    endclass
34
35 endpackage
```

# Monitor:

```
1 package monitor;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class ram_monitor extends uvm_monitor;
7     `uvm_component_utils(ram_monitor);
8     virtual ram_if ram_vif;
9     ram_seq_item rsp_seq_item;
10    uvm_analysis_port #(ram_seq_item) mon_ap;
11
12    function new(string name = "ram_monitor", uvm_component parent = null);
13      super.new(name,parent);
14    endfunction
15
16    function void build_phase(uvm_phase phase);
17      super.build_phase(phase);
18      mon_ap = new("mon_ap",this);
19    endfunction
20
21    task run_phase(uvm_phase phase);
22      super.run_phase(phase);
23      forever begin
24        rsp_seq_item = ram_seq_item :: type_id :: create("rsp_seq_item");
25        rsp_seq_item.din          = ram_vif.din;
26        rsp_seq_item.rst_n        = ram_vif.rst_n;
27        rsp_seq_item.rx_valid    = ram_vif.rx_valid;
28        rsp_seq_item.dout         = ram_vif.dout;
29        rsp_seq_item.tx_valid    = ram_vif.tx_valid;
30        rsp_seq_item.dout_ref    = ram_vif.dout_ref;
31        rsp_seq_item.tx_valid_ref = ram_vif.tx_valid_ref;
32        @(negedge ram_vif.clk);
33        mon_ap.write(rsp_seq_item);
34        `uvm_info("run_phase" , rsp_seq_item.convert2string(), UVM_HIGH)
35      end
36    endtask
37  endclass
38 endpackage
```

# Agent:

```
1 package agent_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import sequencer_pkg::*;
5   import ram_driver::*;
6   import monitor::*;
7   import ram_config::*;
8   import seq_item_pkg::*;

9
10  class ram_agent extends uvm_agent;
11    `uvm_component_utils(ram_agent);
12    ram_sqr sqr;
13    ram_driver drv;
14    ram_monitor mon;
15    ram_config_obj ram_cfg;
16    uvm_analysis_port #(ram_seq_item) agt_ap;

17  function new(string name = "ram_agent",uvm_component parent = null);
18    super.new(name,parent);
19  endfunction

20
21  function void build_phase(uvm_phase phase);
22    super.build_phase(phase);
23    if(!uvm_config_db #(ram_config_obj)::get(this, "", "CFG", ram_cfg)) begin
24      `uvm_fatal("build_phase","Unable to get configuration object");
25    end

26    sqr = ram_sqr :: type_id :: create("sqr",this);
27    drv = ram_driver :: type_id :: create("drv",this);
28    mon = ram_monitor :: type_id :: create("mon",this);

29    agt_ap = new("agt_ap", this);
30  endfunction

31
32
33
34
35  function void connect_phase(uvm_phase phase);
36    super.connect_phase(phase);
37    drv.ram_vif = ram_cfg.ram_config_vif;
38    mon.ram_vif = ram_cfg.ram_config_vif;
39    drv.seq_item_port.connect(sqr.seq_item_export);
40    mon.mon_ap.connect(agt_ap);
41  endfunction

42
43  endclass
44 endpackage
```

# Coverage collector:

```
1 package cov_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6 class ram_coverage extends uvm_component;
7     `uvm_component_utils(ram_coverage);
8
9     uvm_analysis_export #(ram_seq_item) cov_export;
10    uvm_tlm_analysis_fifo #(ram_seq_item) cov_fifo;
11    ram_seq_item seq_item_cov;
12
13
14    covergroup CovCode;
15        // 1. [9:8] coverpoint
16        cp_din: coverpoint seq_item_cov.din[9:8] {
17            bins IDLE      = {2'b00};
18            bins WRITE     = {2'b01};
19            bins READ_ADD  = {2'b10};
20            bins READ_DATA = {2'b11};
21            bins transitions1 = (2'b00 => 2'b01);
22            bins transitions2 = (2'b10 => 2'b11);
23            bins total_transitions = (2'b00 => 2'b01 => 2'b10 => 2'b11);
24        }
25
26        // 2. rx_valid coverpoint
27        cp_rx_valid: coverpoint seq_item_cov.rx_valid {
28            bins rx_high = {1};
29            bins rx_low  = {0};
30        }
31
32        cp_tx_valid: coverpoint seq_item_cov.tx_valid {
33            bins tx_high = {1};
34            bins tx_low  = {0};
35        }
36
37        //cross coverage 1
38        cp_din_cp_rx_valid_1 : cross cp_din, cp_rx_valid {
39            //option.cross_auto_bin_max = 0;
40            bins cross_1 = binsof(cp_rx_valid.rx_high) && binsof(cp_din);
41        }
42
43        //cross coverage 2
44        cp_din_cp_rx_valid_2 : cross cp_din, cp_tx_valid [
45            option.cross_auto_bin_max = 0;
46            bins cross_2 = binsof(cp_din.READ_DATA) && binsof(cp_tx_valid.tx_high);
47        ]
48
49
50
51    endgroup
52
53    function new(string name = "ram_coverage",uvm_component parent = null);
54        super.new(name,parent);
55        CovCode = new ();
56    endfunction
57
58    function void build_phase(uvm_phase phase);
59        super.build_phase(phase);
60        cov_export = new("cov_export",this);
61        cov_fifo   = new("cov_fifo",this);
62    endfunction
63
64    function void connect_phase(uvm_phase phase);
65        super.connect_phase(phase);
66        cov_export.connect(cov_fifo.analysis_export);
67    endfunction
68
```

```

69     task run_phase(uvm_phase phase);
70         super.run_phase(phase);
71         forever begin
72             cov_fifo.get(seq_item_cov);
73             CovCode.sample();
74         end
75     endtask
76
77 endclass
78 endpackage

```

## Scoreboard:

```

1 package scoreboard_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4 import seq_item_pkg::*;
5
6 class ram_scoreboard extends uvm_scoreboard;
7     `uvm_component_utils(ram_scoreboard);
8     uvm_analysis_export #(ram_seq_item) sb_export;
9     uvm_tlm_analysis_fifo #(ram_seq_item) sb_fifo;
10    ram_seq_item seq_item_sb;
11
12    int error_count = 0;
13    int correct_count = 0;
14
15    function new(string name = "ram_scoreboard",uvm_component parent = null);
16        super.new(name,parent);
17    endfunction
18
19    function void build_phase(uvm_phase phase);
20        super.build_phase(phase);
21        sb_export = new("sb_export",this);
22        sb_fifo = new("sb_fifo",this);
23    endfunction
24
25    function void connect_phase(uvm_phase phase);
26        super.connect_phase(phase);
27        sb_export.connect(sb_fifo.analysis_export);
28    endfunction
29
30
31    task run_phase(uvm_phase phase);
32        super.run_phase(phase);
33        forever begin
34            sb_fifo.get(seq_item_sb);
35            if(seq_item_sb.tx_valid != seq_item_sb.tx_valid_ref || seq_item_sb.dout != seq_item_sb.dout_ref) begin
36                $display(`"tx_valid = %h, tx_valid_ref = %h, dout = %h, dout_ref = %h, rst_n = %h, rx_valid = %h",
37                           seq_item_sb.tx_valid, seq_item_sb.tx_valid_ref, seq_item_sb.dout, seq_item_sb.dout_ref, seq_item_sb.rst_n, seq_item_sb.rx_valid);
38                error_count++;
39            end
40            else begin
41                correct_count++;
42            end
43        end
44    endtask
45
46    function void report_phase(uvm_phase phase);
47        super.report_phase(phase);
48        `uvm_info("report_phase",$sformatf(" Successful transactions of RAM : %d ", correct_count), UVM_MEDIUM);
49        `uvm_info("report_phase",$sformatf(" failed transactions of RAM : %d ", error_count), UVM_MEDIUM);
50    endfunction
51
52
53 endclass
54
55 endpackage

```

## Env:

```
1 package ram_env;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import ram_driver::*;
5     import agent_pkg::*;
6     import scoreboard_pkg::*;
7     import cov_pkg::*;
8
9     class ram_env extends uvm_env;
10    `uvm_component_utils(ram_env);
11
12    ram_agent agt;
13    ram_scoreboard sb;
14    ram_coverage cov;
15
16    function new(string name = "ram_env",uvm_component parent = null);
17        super.new(name,parent);
18    endfunction
19
20    function void build_phase(uvm_phase phase);
21        super.build_phase(phase);
22        agt = ram_agent :: type_id :: create ("agt",this);
23        sb = ram_scoreboard :: type_id :: create ("sb",this);
24        cov = ram_coverage :: type_id :: create ("cov",this);
25    endfunction
26
27    function void connect_phase(uvm_phase phase);
28        super.connect_phase(phase);
29        agt.agt_ap.connect(sb.sb_export);
30        agt.agt_ap.connect(cov.cov_export);
31    endfunction
32
33    endclass
34
35 endpackage
```

# Test:

```
1 package ram_test;
2   import ram_env::*;
3   import ram_config::*;
4   import write_sequence::*;
5   import read_sequence::*;
6   import Write_Read_sequence::*;
7   import rst_sequence::*;
8   import uvm_pkg::*;
9   `include "uvm_macros.svh"
10
11 class ram_test extends uvm_test;
12   `uvm_component_utils(ram_test);
13
14   ram_config_obj ram_config_obj_test;
15   ram_env env;
16   ram_write_seq write_seq;
17   ram_read_seq read_seq;
18   ram_Write_Read_seq write_read_seq;
19   ram_rst_seq rst_seq;
20
21
22   function new(string name = "ram_test", uvm_component parent = null);
23     super.new(name,parent);
24   endfunction
25
26   function void build_phase(uvm_phase phase);
27     super.build_phase(phase);
28     env = ram_env          :: type_id :: create("env",this);
29     ram_config_obj_test = ram_config_obj :: type_id :: create("ram_config_obj_test");
30     write_seq = ram_write_seq    :: type_id :: create ("write_seq");
31     read_seq = ram_read_seq     :: type_id :: create ("read_seq");
32     write_read_seq = ram_Write_Read_seq :: type_id :: create ("write_read_seq");
33     rst_seq = ram_rst_seq      :: type_id :: create ("rst_seq");
34
35     if(!uvm_config_db #(virtual ram_if) :: get(this, "", "ram_IF", ram_config_obj_test.ram_config_vif))
36       `uvm_fatal("build_phase", " test - unable to get the virtual interface");
37
38     uvm_config_db #(ram_config_obj) :: set(this, "", "CFG", ram_config_obj_test);
39
40   endfunction
41
42   task run_phase(uvm_phase phase);
43     super.run_phase(phase);
44     phase.raise_objection(this);
45     `uvm_info("run_phase","assert rst ",UVM_LOW);
46     rst_seq.start(env.agt.sqr);
47     `uvm_info("run_phase","deassert rst ",UVM_LOW);
48
49     `uvm_info("run_phase","write operation started",UVM_LOW);
50     write_seq.start(env.agt.sqr);
51     `uvm_info("run_phase","write operation ended",UVM_LOW);
52
53     `uvm_info("run_phase","read operation started",UVM_LOW);
54     read_seq.start(env.agt.sqr);
55     `uvm_info("run_phase","read operation ended",UVM_LOW);
56
57     `uvm_info("run_phase","write read  operation started",UVM_LOW);
58     write_read_seq.start(env.agt.sqr);
59     `uvm_info("run_phase","write read  operation ended",UVM_LOW);
60     phase.drop_objection(this);
61
62   endtask
63
64 endclass
65
66 endpackage
```

## Top:

```
1 import ram_test::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module top ();
6     bit clk;
7
8     initial begin
9         forever begin
10            #1 clk = ~clk;
11        end
12    end
13
14    ram_if ramif (clk);
15    RAM DUT (ramif.din,clk,ramif.rst_n,ramif.rx_valid,ramif.dout,ramif.tx_valid);
16    RAM_gold gold (ramif.din , ramif.rx_valid , ramif.tx_valid_ref , clk , ramif.rst_n , ramif.dout_ref);
17
18    bind RAM ram_sva checker_inst (*.);
19
20    initial begin
21        uvm_config_db #(virtual ram_if) :: set(null, "uvm_test_top", "ram_IF", ramif);
22        run_test("ram_test");
23    end
24
25 endmodule
```

## Interface:

```
1 interface ram_if (clk);
2     parameter MEM_WIDTH = 8 , MEM_DEPTH = 256 , ADDER_SIZE = 8;
3     input clk;
4     logic [MEM_WIDTH+1:0] din;
5     bit rx_valid , clk , rst_n;
6     bit tx_valid, tx_valid_ref;
7     logic [MEM_WIDTH-1:0] dout, dout_ref;
8
9 endinterface : ram_if
```

## Do file:


```
1 vlib work
2 vlog -f src_files.list +cover -covercells
3 vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover
4 add wave /top/ramif/*
5 run -all
6 coverage save RAM.ucdb -onexit
7 coverage exclude -src RAM.v -line 27 -code s
8 coverage exclude -src RAM.v -line 27 -code b
9
```

## Src files:

```
1
2 RAM_if.sv
3 RAM.v
4 RAM_SVA.sv
5 RAM_config.sv
6 RAM_seq_item.sv
7 rst_seq_pkg.sv
8 write_seq_pkg.sv
9 Read_Seq.sv
10 Write_Read_Seq.sv
11 sequencer_pkg.sv
12 RAM_driver.sv
13 Monitor.sv
14 Agent.sv
15 coverage_collector_pkg.sv
16 scoreboard_pkg.sv
17 RAM_env.sv
18 RAM_test.sv
19 RAM_top.sv
20
```

# Simulation:





Assertions

	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression
▲ Avm_pkp:uvm_reg_map:do_write@ublk#215181159#1731/mmed_1735	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert ({cast(seq_o)})
▲ Avm_pkp:uvm_reg_map:do_read@ublk#215181159#1731/mmed_1775	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert ({cast(seq_o)})
⊕ A top/DUT/checker_inst/stl_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assertt (@(posedge clk) (~rst_n))!=>(~tx_valid8
⊕ A top/DUT/checker_inst/bx_valid_1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assertt (@(posedge clk) disable iff (~rst_n))((d
⊕ A top/DUT/checker_inst/bx_valid_2_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assertt (@(posedge clk) disable iff (~rst_n))((d
⊕ A top/DUT/checker_inst/write_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assertt (@(posedge clk) disable iff (~rst_n))((d
⊕ A top/DUT/checker_inst/read_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assertt (@(posedge clk) disable iff (~rst_n))((d

Cover Directives

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
⊕ A top/DUT/checker_inst/stl_cover	SVA	✓	Off	1562	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
⊕ A top/DUT/checker_inst/bx_valid_1_cover	SVA	✓	Off	22441	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
⊕ A top/DUT/checker_inst/bx_valid_2_cover	SVA	✓	Off	4066	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
⊕ A top/DUT/checker_inst/write_cover	SVA	✓	Off	8150	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
⊕ A top/DUT/checker_inst/read_cover	SVA	✓	Off	8056	1	Unlimited	1	100%	✓	0	0	0	0 ns	0

Covergroups

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/cov_pkg/ram_coverage		100.00%							
⊕ TYPB CovCode		100.00%							
CVP CovCode::cp_din		100.00%	100	100.00...	✓	✓			auto(0)
CVP CovCode::cp_rx_valid		100.00%	100	100.00...	✓	✓			
CVP CovCode::cp_tx_valid		100.00%	100	100.00...	✓	✓			
CROSS CovCode::cp_din_cp...		100.00%	100	100.00...	✓	✓			
CROSS CovCode::cp_din_cp...		100.00%	100	100.00...	✓	✓			
INST \cov_pkg::ram_coverage...		100.00%	100	100.00...	✓	✓			0
CVP cp_din		100.00%	100	100.00...	✓	✓			
CVP cp_rx_valid		100.00%	100	100.00...	✓	✓			
CVP cp_tx_valid		100.00%	100	100.00...	✓	✓			
CROSS cp_din_cp_rx_val...		100.00%	100	100.00...	✓	✓			
CROSS cp_din_cp_rx_val...		100.00%	100	100.00...	✓	✓			

# Functional coverage report:

```
fcov_report.txt
Coverage Report by instance with details

=====
== Instance: /top/DUT/checker_inst
== Design Unit: work.ram_sva
=====

Directive Coverage:
  Directives      5      5      0  100.00%
DIRECTIVE COVERAGE:
-----

| Name                                   | Design Unit | Design UnitType | Lang | File(Line)     | Hits  | Status  |
|----------------------------------------|-------------|-----------------|------|----------------|-------|---------|
| 'top/DUT/checker_inst/rst_cover        | ram_sva     | Verilog         | SVA  | RAM_SVA.sv(21) | 1562  | Covered |
| 'top/DUT/checker_inst/tx_valid_1_cover | ram_sva     | Verilog         | SVA  | RAM_SVA.sv(25) | 22441 | Covered |
| 'top/DUT/checker_inst/tx_valid_2_cover | ram_sva     | Verilog         | SVA  | RAM_SVA.sv(29) | 4066  | Covered |
| 'top/DUT/checker_inst/write_cover      | ram_sva     | Verilog         | SVA  | RAM_SVA.sv(33) | 8150  | Covered |
| 'top/DUT/checker_inst/read_cover       | ram_sva     | Verilog         | SVA  | RAM_SVA.sv(37) | 8056  | Covered |


=====
== Instance: /cov_pkg
== Design Unit: work.cov_pkg
=====

Coveragegroup Coverage:
  Covergroups      1      na      na  100.00%
    Coverpoints/Crosses      5      na      na
    Covergroup Bins      20      20      0  100.00%
-----

| Covergroup                         | Metric  | Goal | Bins | Status    |
|------------------------------------|---------|------|------|-----------|
| TYPE /cov_pkg/ram_coverage/CovCode | 100.00% | 100  | -    | Covered   |
| covered/total bins:                | 20      | 20   | -    |           |
| missing/total bins:                | 0       | 20   | -    |           |
| % Hit:                             | 100.00% | 100  | -    |           |
| Coverpoint cp_din                  | 100.00% | 100  | -    | Covered   |
| covered/total bins:                | 7       | 7    | -    |           |
| missing/total bins:                | 0       | 7    | -    |           |
| % Hit:                             | 100.00% | 100  | -    |           |
| Coverpoint cp_rx_valid             | 100.00% | 100  | -    | Covered   |
| covered/total bins:                | 2       | 2    | -    |           |
| missing/total bins:                | 0       | 2    | -    |           |
| % Hit:                             | 100.00% | 100  | -    |           |
| Parameterized by: rx valid         | 100 nns | 100  | -    | Uncovered |


```

```

fcover_report.txt
  * hit:
    Cross cp_din_cp_rx_valid_1          100.00%   100   -  Covered
      covered/total bins:               8       8   -
      missing/total bins:              0       8   -
      % Hit:                           100.00%   100   -
    Cross cp_din_cp_rx_valid_2          100.00%   100   -  Covered
      covered/total bins:               1       1   -
      missing/total bins:              0       1   -
      % Hit:                           100.00%   100   -
Covergroup instance \/cov_pkg::ram_coverage::CovCode
  100.00%   100   -  Covered
  covered/total bins:                20      20   -
  missing/total bins:                0       20   -
  % Hit:                            100.00%   100   -
Coverpoint cp_din
  100.00%   100   -  Covered
  covered/total bins:                7       7   -
  missing/total bins:                0       7   -
  % Hit:                            100.00%   100   -
  bin IDLE                         9992     1   -  Covered
  bin WRITE                         5045     1   -  Covered
  bin READ_ADD                      9952     1   -  Covered
  bin READ_DATA                     5011     1   -  Covered
  bin transitions1                  5045     1   -  Covered
  bin transitions2                  5010     1   -  Covered
  bin total_transitions             501      1   -  Covered
Coverpoint cp_rx_valid
  100.00%   100   -  Covered
  covered/total bins:                2       2   -
  missing/total bins:                0       2   -
  % Hit:                            100.00%   100   -
  bin rx_high                       28467    1   -  Covered
  bin rx_low                        1534     1   -  Covered
Coverpoint cp_tx_valid
  100.00%   100   -  Covered
  covered/total bins:                2       2   -
  missing/total bins:                0       2   -
  % Hit:                            100.00%   100   -
  bin tx_high                       4531     1   -  Covered
  bin tx_low                        25470    1   -  Covered
Cross cp_din_cp_rx_valid_1
  100.00%   100   -  Covered
  covered/total bins:                8       8   -
  missing/total bins:                0       8   -
  % Hit:                            100.00%   100   -
Auto, Default and User Defined Bins:
  bin cross_1                        28467    1   -  Covered
  bin <total_transitions,rx_low>     26      1   -  Covered
  bin <transitions2,rx_low>           254     1   -  Covered
  bin <transitions1,rx_low>           277     1   -  Covered
  bin <READ_DATA,rx_low>              254     1   -  Covered
  bin <WRITE,rx_low>                 277     1   -  Covered
  bin <rx_low>                      <no>    !   -  Covered

```

fcover_report.txt				
	Metric	Goal	Bins	Status
bin <WRITE,rx_low>	277	1	-	Covered
bin <READ_ADD,rx_low>	508	1	-	Covered
bin <IDLE,rx_low>	494	1	-	Covered
Cross cp_din_cp_rx_valid_2	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Auto, Default and User Defined Bins:				
bin cross_2	4531	1	-	Covered
COVERGROUP COVERAGE:				
Covergroup	Metric	Goal	Bins	Status
TYPE /cov_pkg/ram_coverage/CovCode	100.00%	100	-	Covered
covered/total bins:	20	20	-	
missing/total bins:	0	20	-	
% Hit:	100.00%	100	-	
Coverpoint cp_din	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
Coverpoint cp_rx_valid	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint cp_tx_valid	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross cp_din_cp_rx_valid_1	100.00%	100	-	Covered
covered/total bins:	8	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Cross cp_din_cp_rx_valid_2	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Covergroup instance \/cov_pkg::ram_coverage::CovCode	100.00%	100	-	Covered
covered/total bins:	20	20	-	
missing/total bins:	0	20	-	
% Hit:	100.00%	100	-	
Coverpoint cp_din	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	

cover\_report.txt

covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
bin rx_high	28467	1	- Covered
bin rx_low	1534	1	- Covered
Coverpoint cp_tx_valid	100.00%	100	- Covered
covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
bin tx_high	4531	1	- Covered
bin tx_low	25470	1	- Covered
Cross cp_din_cp_rx_valid_1	100.00%	100	- Covered
covered/total bins:	8	8	-
missing/total bins:	0	8	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin cross_1	28467	1	- Covered
bin <total_transitions,rx_low>	26	1	- Covered
bin <transitions2,rx_low>	254	1	- Covered
bin <transitions1,rx_low>	277	1	- Covered
bin <READ_DATA,rx_low>	254	1	- Covered
bin <WRITE,rx_low>	277	1	- Covered
bin <READ_ADD,rx_low>	508	1	- Covered
bin <IDLE,rx_low>	494	1	- Covered
Cross cp_din_cp_rx_valid_2	100.00%	100	- Covered
covered/total bins:	1	1	-
missing/total bins:	0	1	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin cross_2	4531	1	- Covered

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
'top/DUT/checker_inst/rst_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(21)	1562	Covered
'top/DUT/checker_inst/tx_valid_1_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(25)	22441	Covered
'top/DUT/checker_inst/tx_valid_2_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(29)	4066	Covered
'top/DUT/checker_inst/write_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(33)	8150	Covered
'top/DUT/checker_inst/read_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(37)	8056	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 5

Total Coverage By Instance (filtered view): 100.00%

## Bug report:

```
20     else begin      // begin & end has been added
21         if (rx_valid) begin
22             case (din[9:8])
23                 2'b00 : Wr_Addr <= din[7:0];
24                 2'b01 : MEM[Wr_Addr] <= din[7:0];
25                 2'b10 : Rd_Addr <= din[7:0];
26                 2'b11 : dout <= MEM[Rd_Addr]; // fixed to read from MEM[Rd_Addr] not MEM[Wr_Addr]
27                 default : dout <= 0;
28             endcase
29         end
30         tx_valid <= (din[9] && din[8] && rx_valid)? 1'b1 : 1'b0;
31     end
32 end
33
34 endmodule
```

**1.begin and end has been added**

**2.fixed to be mem[Rd\_Addr]**

## Assertions table:

Feature	Assertion Name	Property Description
<b>Reset Assertion</b>	<code>rst_assert</code>	When reset is asserted, tx_valid should be low and dout should be low
<b>TX Valid for Commands 0,01,10</b>	<code>tx_valid_1_assert</code>	When din[9:8] is 00, 01, or 10, tx_valid should be low
<b>TX Valid Rise for Command 11</b>	<code>tx_valid_2_assert</code>	When din[9:8] is 11 and rx_valid is high, tx_valid should rise and eventually fall
<b>Write Sequence</b>	<code>write_assert</code>	After write address command (00) with rx_valid, eventually write data command (01) should occur
<b>Read Sequence</b>	<code>read_assert</code>	After read address command (10) with rx_valid, eventually read data command (11) should occur

# **SLAVE**

**Design:**

```

1 module SLAVE (MOSI,MISO,ss_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
2
3 localparam IDLE      = 3'b000;
4 localparam CHK_CMD   = 3'b001;//replaced
5 localparam WRITE     = 3'b010;// replaced
6 localparam READ_ADD  = 3'b011;
7 localparam READ_DATA = 3'b100;
8
9 input      MOSI, clk, rst_n, ss_n, tx_valid;
10 input     [7:0] tx_data;
11 output reg [9:0] rx_data;
12 output reg      rx_valid, MISO;
13
14 reg [3:0] counter;
15
16 reg      received_address = 8; //should be initialized by zero
17
18 reg [2:0] cs, ns;
19
20 always @(posedge clk) begin
21   if (~rst_n) begin
22     cs <= IDLE;
23   end
24   else begin
25     cs <= ns;
26   end
27 end
28
29 always @(*) begin
30   case (cs)
31     IDLE : begin
32       if (ss_n)
33         ns = IDLE;
34       else
35         ns = CHK_CMD;
36     end
37     CHK_CMD : begin
38       if (ss_n)
39         ns = IDLE;
40       else begin
41         if (~MOSI)
42           ns = WRITE;
43         else begin
44           if (!received_address) // '!' has been added.:
45             ns = READ_ADD;
46           else
47             ns = READ_DATA;
48         end
49       end
50     end
51     WRITE : begin
52       if (ss_n)
53         ns = IDLE;
54       else
55         ns = WRITE;
56     end
57     READ_ADD : begin
58       if (ss_n)
59         ns = IDLE;
60       else
61         ns = READ_ADD;
62     end
63     READ_DATA : begin
64       if (ss_n)
65         ns = IDLE;
66       else
67         ns = READ_DATA;
68     end
69   endcase
70 end
71

```

```

72  always @ (posedge clk) begin
73    if (~rst_n) begin
74      rx_data <= 0;
75      rx_valid <= 0;
76      received_address <= 0;
77      counter <= 10;
78
79    end
80  else begin
81    case (cs)
82      IDLE : begin
83        rx_data <= 0; //has been added
84        rx_valid <= 0;
85        //MISO <= 0; //has been added
86      end
87      CHK_CMD : begin
88        counter <= 10;
89      end
90      WRITE : begin
91        if (counter > 0) begin
92          rx_data[counter-1] <= MOSI;
93          counter <= counter - 1;
94        end
95        else begin
96          rx_valid <= 1;
97        end
98      end
99      READ_ADD : begin
100        if (counter > 0) begin
101          rx_data[counter-1] <= MOSI;
102          counter <= counter - 1;
103        end
104        else begin
105          rx_valid <= 1;
106          received_address <= 1;
107        end
108      end
109      READ_DATA : begin
110        if (tx_valid) begin
111          // rx_valid <= 0; //removed
112          if (counter > 0) begin
113            MISO <= tx_data[counter-1];
114            counter <= counter - 1;
115          end
116          else begin
117            received_address <= 0;
118            rx_valid <= 0; //added
119          end
120        end
121        else begin
122          if (counter > 0) begin
123            rx_data[counter-1] <= MOSI;
124            counter <= counter - 1;
125          end
126          else begin
127            rx_valid <= 1;
128            counter <= 9; // 9 not 8
129          end
130        end
131      end
132    endcase
133  end
134 end
135

```

```

136
137 `ifdef SIM
138 // Assertions
139 trans1_assert:assert property (@(posedge clk) disable iff (!rst_n) (cs == IDLE && !SS_n) |=> (cs == CHK_CMD));
140 trans1_cover:cover property (@(posedge clk) disable iff (!rst_n) (cs == IDLE && !SS_n) |=> (cs == CHK_CMD));
141
142 trans2_assert:assert property (@(posedge clk) disable iff (!rst_n) (cs == CHK_CMD && !SS_n) |=> (cs == WRITE || cs == READ_ADD || cs == READ_DATA));
143 trans2_cover:cover property (@(posedge clk) disable iff (!rst_n) (cs == CHK_CMD && !SS_n) |=> (cs == WRITE || cs == READ_ADD || cs == READ_DATA));
144
145 trans3_assert:assert property (@(posedge clk) disable iff (!rst_n) (cs == WRITE && SS_n) |=> (cs == IDLE));
146 trans3_cover:cover property (@(posedge clk) disable iff (!rst_n) (cs == WRITE && SS_n) |=> (cs == IDLE));
147
148 trans4_assert:assert property (@(posedge clk) disable iff (!rst_n) (cs == READ_ADD && SS_n) |=> (cs == IDLE));
149 trans4_cover:cover property (@(posedge clk) disable iff (!rst_n) (cs == READ_ADD && SS_n) |=> (cs == IDLE));
150
151 trans5_assert:assert property (@(posedge clk) disable iff (!rst_n) (cs == READ_DATA && SS_n) |=> (cs == IDLE));
152 trans5_cover:cover property (@(posedge clk) disable iff (!rst_n) (cs == READ_DATA && SS_n) |=> (cs == IDLE));
153
154
155 `endif
156
157 endmodule

```

## Golden model:

```

1 // SPI Slave
2
3 module SPI_Slave_gold(MOSI ,MISO ,SS_n ,clk ,rst_n ,rx_data ,rx_valid ,tx_data ,tx_valid);
4   parameter IDLE = 3'b000 , CHK_CMD = 3'b001 , WRITE = 3'b010 , READ_ADD = 3'b011 , READ_DATA = 3'b100;
5   input MOSI ,SS_n ,clk ,rst_n ,tx_valid;
6   input [7:0] tx_data;
7   output reg MISO , rx_valid;
8   output reg [9:0] rx_data;
9
10  reg [2:0] cs , ns;
11
12  reg flag = 0;
13
14  reg [3:0] i;
15  //reg [2:0] i;
16
17  always @(posedge clk) parameter IDLE = 3'b000 , CHK_CMD = 3'b001 , WRITE = 3'b010 , READ_ADD = 3'b011 , READ_DATA = 3'b100;
18    if(~rst_n) cs <= IDLE;
19    else cs <= ns;
20  end
21
22  always @(*) begin
23    case (cs)
24      IDLE : begin
25        if(SS_n) ns = IDLE;
26        else ns = CHK_CMD;
27      end
28
29      CHK_CMD : begin
30        if(SS_n) ns = IDLE;
31        else begin
32          if(~MOSI) ns = WRITE;
33          else begin
34            if(flag) ns = READ_DATA;
35            else ns = READ_ADD;
36          end
37        end
38      end
39
40      WRITE : begin
41        if(SS_n) ns = IDLE;
42        else ns = WRITE;
43      end
44

```

```
45      |     READ_ADD : begin
46      |     | if(SS_n) ns = IDLE;
47      |     | else ns = READ_ADD;
48      |     end
49
50      |     READ_DATA : begin
51      |     | if(SS_n) ns = IDLE;
52      |     | else ns = READ_DATA;
53      |     end
54
55      |     // default ns = IDLE;
56
57     endcase
58 end
59
60
61 always @(posedge clk ) begin
62     if(~rst_n) begin
63         rx_data <= 0;
64         rx_valid <= 0;
65         MISO <= 0;
66         flag <= 0;
67         // i <= 0;
68         // i <= 7;
69     end
70
71     else begin
72         case(cs)
73             IDLE: begin
74                 rx_data <= 0;
75                 rx_valid <= 0;
76                 // MISO      <= 0;
77             end
78
79             CHK_CMD : begin
80                 i <= 10;
81                 // i <= 9;
82             end
83         endcase
84     end
85 end
```

```

84      WRITE : begin
85          if(i > 0) begin
86              // rx_valid <= 0;
87              rx_data[i-1] <= MOSI;
88              i <= i-1;
89          end
90          else rx_valid <= 1;
91      end
92
93      READ_ADD : begin
94          if(i > 0) begin
95              // rx_valid <= 0;
96              rx_data[i-1] <= MOSI;
97              i <= i-1;
98          end
99          else begin
100             rx_valid <= 1;
101             flag <= 1;
102         end
103     end
104
105     READ_DATA : begin
106         if(tx_valid) begin
107             // rx_valid <= 0;
108             if (i > 0) begin
109                 MISO <= tx_data[i-1];
110                 i <= i - 1;
111             end
112             else begin
113                 flag <= 0;
114                 rx_valid <= 0;
115             end
116         end
117
118         else begin
119             if(i > 0) begin
120                 //rx_valid <= 0;
121                 rx_data[i-1] <= MOSI;
122                 i <= i-1;
123             end
124             else begin
125                 rx_valid <= 1;
126                 i <= 9;
127             end
128         end
129     end
130
131     endcase
132
133 end
134 end
135
136 endmodule

```

# Debug report:

1.

```
READ_DATA : begin
    if (tx_valid) begin
        // rx_valid <= 0; //removed
        if (counter > 0) begin
            MISO <= tx_data[counter-1];
            counter <= counter - 1;
        end
        else begin
            received_address <= 0;
            rx_valid <= 0;//added
        end
    end
    else begin
        if (counter > 0) begin
            rx_data[counter-1] <= MOSI;
            counter <= counter - 1;
        end
        else begin
            rx_valid <= 1;
            counter <= 9; // 9 not 8
        end
    end
end
```

2.

```
4 localparam CHK_CMD    = 3'b001;//replaced
5 localparam WRITE       = 3'b010;// replaced
6 localparam READ_ADD   = 3'b011.
```

**3.**

```
16    reg      received_address = 0; //should be initialized by zero
17
18    if (!received_address) // '!' has been added.
19        ns = READ_ADD;
20    else
21        ns = READ_DATA;
```

**4.**

**5.**

```
rx_data <= 0; //has been added
```

The bugs were commented // here.

## SVA:

```
1 module slave_sva (
2     input clk,
3     input MOSI,
4     input rst_n,
5     input SS_n,
6     input tx_valid,
7     input [7:0] tx_data,
8     input [9:0] rx_data,
9     input rx_valid,
10    input MISO,
11    input [2:0] cs,
12    input [2:0] ns
13 );
14
15
16    // Assertions
17
18    // rst Assertion
19    rst.assert:assert    property (@(posedge clk) !rst_n |-> ((!MISO && !rx_valid && !rx_data)));
20    rst.cover:cover      property (@(posedge clk) !rst_n |-> ((!MISO && !rx_valid && !rx_data)));
21
22    // Assertion 2
23    tx_valid_1_assert:assert property (@(posedge clk) disable iff (!rst_n) (rx_data[9:7] == 2'b000 || rx_data[9:7] == 2'b001 || rx_data[9:7] == 2'b110 || rx_data[9:7] == 2'b111) |->
24    ###10 (rx_valid) && SS_n [->1]);
25    tx_valid_1_cover:cover  property (@(posedge clk) disable iff (!rst_n) (rx_data[9:7] == 2'b000 || rx_data[9:7] == 2'b001 || rx_data[9:7] == 2'b110 || rx_data[9:7] == 2'b111) |->
26    ###10 (rx_valid) && SS_n [->1]);
27
28
29
30
31 endmodule
```

## Config db:

```
1 package slave_config;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4
5     class slave_config_obj extends uvm_object;
6         `uvm_object_utils(slave_config_obj);
7
8         virtual slave_if slave_config_vif;
9
10        function new(string name = "slave_config_obj");
11            super.new(name);
12        endfunction
13
14    endclass
15
16
17 endpackage
```

## Seq item:

```
1 package seq_item_pkg_slave;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4
5   class slave_seq_item extends uvm_sequence_item;
6     `uvm_object_utils(slave_seq_item);
7
8     rand logic [7:0] tx_data;
9     logic [9:0] rx_data ,rx_data_ref;
10    logic rx_valid, MISO,MISO_ref ,rx_valid_ref;
11    logic MOSI;
12    rand logic SS_n;
13    rand logic rst_n;
14    rand bit tx_valid;
15    rand bit[10:0] MOSI_bins;
16
17    int counter,i;
18
19    function new(string name = "slave_seq_item");
20      super.new(name);
21    endfunction
22
23    constraint reset_constraint {rst_n dist {0:=2, 1:=998};}
24
25    constraint SS_N_constraint{
26      if (~rst_n) SS_n == 1;
27
28      else if (MOSI_bins[10:8] == 3'b111) {
29        if(counter % 24 == 0)
30          SS_n == 1;
31        else
32          SS_n == 0;
33      }
34
35      else {
36        if (counter % 14 == 0)
37          SS_n == 1;
38        else
39          SS_n == 0;
40      }
41    }
42
43    constraint MOSI_bins_constraint{
44
45      MOSI_bins[10:8] inside {3'b000,3'b001,3'b110,3'b111};
46
47    }
48
```

```

49     constraint tx_valid_constraint{
50         if (MOSI_bins[10:8] == 3'b111)
51         {
52             if(counter > 13)
53                 tx_valid == 1;
54             else
55                 tx_valid == 0;
56         }
57     else
58     {
59         tx_valid == 0;
60     }
61 }
62
63 function void post_randomize;
64     counter++;
65     if(SS_n) begin
66         counter = 1;
67         i = 10;
68     end
69     else if (i >= 0 && counter > 2) begin
70         MOSI = MOSI_bins[i];
71         i--;
72     end
73 endfunction
74
75
76 function string convert2string();
77     return $sformatf("%s reset = 0b%0b , mosi=%b , miso=%b , ss_n = %b ",super.convert2string(),rst_n, MOSI, MISO, SS_n);
78 endfunction
79
80 function string convert2string_stimulus();
81     return $sformatf("reset = 0b%0b , mosi=%b , ss_n = %b ",rst_n, MOSI, SS_n);
82 endfunction
83
84 endclass
85 endpackage

```

## Rst seq:

```
1 package rst_sequence;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6     class slave_rst_seq extends uvm_sequence #(slave_seq_item);
7         `uvm_object_utils(slave_rst_seq);
8
9         slave_seq_item seq_item;
10
11        function new(string name = "slave_rst_seq");
12            super.new(name);
13        endfunction
14
15        task body;
16            seq_item = slave_seq_item :: type_id :: create ("seq_item");
17            start_item(seq_item);
18            seq_item.rst_n      = 0;
19            seq_item.SS_n       = 1;
20            seq_item.tx_valid   = 0;
21            seq_item.tx_data    = 0;
22            seq_item.MOSI       = 0;
23            finish_item(seq_item);
24        endtask
25
26    endclass
27
28 endpackage
```

## Main seq:

```
1 package main_sequence;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg_slave::*;
5
6   class slave_main_seq extends uvm_sequence #(slave_seq_item);
7     `uvm_object_utils(slave_main_seq);
8
9     slave_seq_item seq_item;
10
11    function new(string name = "slave_main_seq");
12      super.new(name);
13    endfunction
14
15    task body ;
16      seq_item= slave_seq_item :: type_id :: create("seq_item");
17      repeat(10000) begin
18        start_item(seq_item);
19        if (seq_item.SS_n)
20          seq_item.MOSI_bins.rand_mode(1);
21        else
22          seq_item.MOSI_bins.rand_mode(0);
23
24        assert (seq_item.randomize());
25        finish_item(seq_item);
26
27      end
28    endtask
29
30  endclass
31
32 endpackage
```

## Sqr:

```
1 package sequencer_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class slave_sqr extends uvm_sequencer #(slave_seq_item);
7     `uvm_component_utils(slave_sqr);
8     function new(string name = "slave_sqr", uvm_component parent = null);
9       super.new(name,parent);
10     endfunction
11   endclass
12 endpackage
```

## Driver:

```
1 package slave_driver;
2     import slave_config::*;
3     import seq_item_pkg::*;
4     import uvm_pkg::*;
5     `include "uvm_macros.svh"
6
7     class slave_driver extends uvm_driver #(slave_seq_item);
8         `uvm_component_utils(slave_driver);
9
10        virtual slave_if slave_vif;
11        slave_seq_item stim_seq_item;
12
13        function new(string name = "slave_driver", uvm_component parent = null);
14            super.new(name,parent);
15        endfunction
16
17        task run_phase(uvm_phase phase);
18            super.run_phase(phase);
19
20            forever begin
21                stim_seq_item = slave_seq_item :: type_id :: create("stim_seq_item");
22                seq_item_port.get_next_item(stim_seq_item);
23                slave_vif.MOSI      = stim_seq_item.MOSI;
24                slave_vif.rst_n     = stim_seq_item.rst_n;
25                slave_vif.SS_n      = stim_seq_item.SS_n;
26                slave_vif.tx_valid  = stim_seq_item.tx_valid;
27                slave_vif.tx_data   = stim_seq_item.tx_data;
28                @(negedge slave_vif.clk);
29                seq_item_port.item_done();
30                `uvm_info("run_phase" , stim_seq_item.convert2string_stimulus(), UVM_HIGH)
31            end
32        endtask
33
34    endclass
35
36 endpackage
```

# Monitor:

```
1 package monitor;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class slave_monitor extends uvm_monitor;
7     `uvm_component_utils(slave_monitor);
8
9     virtual slave_if slave_vif;
10    slave_seq_item rsp_seq_item;
11    uvm_analysis_port #(slave_seq_item) mon_ap;
12
13   function new(string name = "slave_monitor", uvm_component parent = null);
14     super.new(name,parent);
15   endfunction
16
17   function void build_phase(uvm_phase phase);
18     super.build_phase(phase);
19     mon_ap = new("mon_ap",this);
20   endfunction
21
22   task run_phase(uvm_phase phase);
23     super.run_phase(phase);
24     forever begin
25       rsp_seq_item = slave_seq_item :: type_id :: create("rsp_seq_item");
26       rsp_seq_item.MOSI      = slave_vif.MOSI;
27       rsp_seq_item.rst_n    = slave_vif.rst_n;
28       rsp_seq_item.SS_n     = slave_vif.SS_n;
29       rsp_seq_item.tx_valid = slave_vif.tx_valid;
30       rsp_seq_item.tx_data  = slave_vif.tx_data;
31       rsp_seq_item.rx_data  = slave_vif.rx_data;
32       rsp_seq_item.rx_valid = slave_vif.rx_valid;
33       rsp_seq_item.MISO     = slave_vif.MISO;
34       rsp_seq_item.rx_data_ref = slave_vif.rx_data_ref;
35       rsp_seq_item.rx_valid_ref = slave_vif.rx_valid_ref;
36       rsp_seq_item.MISO_ref = slave_vif.MISO_ref;
37       @(negedge slave_vif.clk);
38       mon_ap.write(rsp_seq_item);
39       `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
40     end
41   endtask
42
43   endclass
44 endpackage
45
```

# Agent:

```
1 package agent_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import sequencer_pkg::*;
5   import slave_driver::*;
6   import monitor::*;
7   import slave_config::*;
8   import seq_item_pkg::*;
9
10  class slave_agent extends uvm_agent;
11    `uvm_component_utils(slave_agent);
12    slave_sqr sqr;
13    slave_driver drv;
14    slave_monitor mon;
15    slave_config_obj slave_cfg;
16    uvm_analysis_port #(slave_seq_item) agt_ap;
17
18    function new(string name = "slave_agent", uvm_component parent = null);
19      super.new(name, parent);
20    endfunction
21
22    function void build_phase(uvm_phase phase);
23      super.build_phase(phase);
24      if(!uvm_config_db #(slave_config_obj) :: get(this, "", "CFG", slave_cfg)) begin
25        `uvm_fatal("build_phase", "Unable to get configuration object");
26      end
27
28      sqr = slave_sqr :: type_id :: create("sqr", this);
29      drv = slave_driver :: type_id :: create("drv", this);
30      mon = slave_monitor :: type_id :: create("mon", this);
31
32      agt_ap = new("agt_ap", this);
33    endfunction
34
35    function void connect_phase(uvm_phase phase);
36      super.connect_phase(phase);
37      drv.slave_vif = slave_cfg.slave_config_vif;
38      mon.slave_vif = slave_cfg.slave_config_vif;
39      drv.seq_item_port.connect(sqr.seq_item_export);
40      mon.mon_ap.connect(agt_ap);
41    endfunction
42
43  endclass
44 endpackage
```

# Coverage collector:

```
1 package cov_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6     class slave_coverage extends uvm_component;
7         `uvm_component_utils(slave_coverage);
8
9         uvm_analysis_export #(slave_seq_item) cov_export;
10        uvm_tlm_analysis_fifo #(slave_seq_item) cov_fifo;
11        slave_seq_item seq_item_cov;
12
13        covergroup CovCode;
14            // 1. rx_data[9:8] coverpoint
15            cp_cmd: coverpoint seq_item_cov.rx_data[9:8] {
16                bins IDLE      = {2'b00};
17                bins WRITE     = {2'b01};
18                bins READ_ADD  = {2'b10};
19                bins READ_DATA = {2'b11};
20            }
21
22            // 2. SS_n coverpoint
23            cp_ssn: coverpoint seq_item_cov.SS_n {
24                bins normal_trans = (1 => 0 [*13] => 1);
25                bins read_trans   = (1 => 0 [*23] => 1);
26            }
27
28            // 3. MOSI coverpoint
29            cp_mosi: coverpoint seq_item_cov.MOSI {
30                bins trans1 = (0 => 0 => 0);
31                bins trans2 = (0 => 0 => 1);
32                bins trans3 = (1 => 1 => 0);
33                bins trans4 = (1 => 1 => 1);
34            }
35
36        endgroup
37
38
39        function new(string name = "slave_coverage",uvm_component parent = null);
40            super.new(name,parent);
41            CovCode = new ();
42        endfunction
43
```

```
43
44     function void build_phase(uvm_phase phase);
45         super.build_phase(phase);
46         cov_export = new("cov_export",this);
47         cov_fifo   = new("cov_fifo",this);
48     endfunction
49
50     function void connect_phase(uvm_phase phase);
51         super.connect_phase(phase);
52         cov_export.connect(cov_fifo.analysis_export);
53     endfunction
54
55     task run_phase(uvm_phase phase);
56         super.run_phase(phase);
57         forever begin
58             cov_fifo.get(seq_item_cov);
59             CovCode.sample();
60         end
61     endtask
62
63
64 endclass
65
66 endpackage
```

# Scoreboard:

```
1 package scoreboard_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class slave_scoreboard extends uvm_scoreboard;
7     `uvm_component_utils(slave_scoreboard);
8     uvm_analysis_export #(slave_seq_item) sb_export;
9     uvm_tlm_analysis_fifo #(slave_seq_item) sb_fifo;
10    slave_seq_item seq_item_sb;
11
12    int error_count = 0;
13    int correct_count = 0;
14
15    function new(string name = "slave_scoreboard",uvm_component parent = null);
16      super.new(name,parent);
17    endfunction
18
19    function void build_phase(uvm_phase phase);
20      super.build_phase(phase);
21      sb_export = new("sb_export",this);
22      sb_fifo = new("sb_fifo",this);
23    endfunction
24
25    function void connect_phase(uvm_phase phase);
26      super.connect_phase(phase);
27      sb_export.connect(sb_fifo.analysis_export);
28    endfunction
29
30
31    task run_phase(uvm_phase phase);
32      super.run_phase(phase);
33      forever begin
34        sb_fifo.get(seq_item_sb);
35        if(seq_item_sb.rx_data != seq_item_sb.rx_data_ref || seq_item_sb.rx_valid != seq_item_sb.rx_valid_ref || seq_item_sb.MISO != seq_item_sb.MISO_ref) begin
36          $display(`"rx_data = %h, rx_data_ref = %h, rx_valid = %h, rx_valid_ref = %h, MISO = %h, rst_n = %h, SS_n = %h`",
37          | seq_item_sb.rx_data, seq_item_sb.rx_data_ref, seq_item_sb.rx_valid, seq_item_sb.rx_valid_ref, seq_item_sb.MISO_ref, seq_item_sb.MISO, seq_item_sb.rst_n, seq_item_sb.SS_n);
38        error_count++;
39      end
40      else begin
41        `uvm_info("run_phase",$sformatf("correct out_ref outputs : %s ", seq_item_sb.convert2string()), UVM_HIGH);
42        correct_count++;
43      end
44    end
45
46  endtask
47
48  function void report_phase(uvm_phase phase);
49    super.report_phase(phase);
50    `uvm_info("report_phase",$sformatf(" Successful transactions of Slave : %d ", correct_count), UVM_MEDIUM);
51    `uvm_info("report_phase",$sformatf(" failed transactions of Slave : %d ", error_count), UVM_MEDIUM);
52  endfunction
53
54 endclass
55
56 endpackage
```

## Env:

```
1 package slave_env;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import slave_driver::*;
5     import agent_pkg::*;
6     import scoreboard_pkg::*;
7     import cov_pkg::*;
8
9     class slave_env extends uvm_env;
10        `uvm_component_utils(slave_env);
11
12        slave_agent agt;
13        slave_scoreboard sb;
14        slave_coverage cov;
15
16        function new(string name = "slave_env",uvm_component parent = null);
17            super.new(name,parent);
18        endfunction
19
20        function void build_phase(uvm_phase phase);
21            super.build_phase(phase);
22            agt = slave_agent    :: type_id :: create ("agt",this);
23            sb  = slave_scoreboard :: type_id :: create ("sb",this);
24            cov = slave_coverage  :: type_id :: create ("cov",this);
25        endfunction
26
27        function void connect_phase(uvm_phase phase);
28            super.connect_phase(phase);
29            agt.agt_ap.connect(sb.sb_export);
30            agt.agt_ap.connect(cov.cov_export);
31        endfunction
32
33    endclass
34
35 endpackage
```

# Test:

```
1 package slave_test;
2     import slave_env::*;
3     import slave_config::*;
4     import main_sequence::*;
5     import rst_sequence::*;
6     import uvm_pkg::*;
7     `include "uvm_macros.svh"
8
9     class slave_test extends uvm_test;
10        `uvm_component_utils(slave_test);
11
12        slave_config_obj slave_config_obj_test;
13        slave_env env;
14        slave_main_seq main_seq;
15        slave_rst_seq rst_seq;
16
17
18        function new(string name = "slave_test", uvm_component parent = null);
19            super.new(name,parent);
20        endfunction
21
22        function void build_phase(uvm_phase phase);
23            super.build_phase(phase);
24            env = slave_env          :: type_id :: create("env",this);
25            slave_config_obj_test = slave_config_obj :: type_id :: create("slave_config_obj_test");
26            main_seq = slave_main_seq    :: type_id :: create ("main_seq");
27            rst_seq  = slave_rst_seq     :: type_id :: create ("rst_seq");
28
29            if(!uvm_config_db #(virtual slave_if) :: get(this, "", "slave_IF", slave_config_obj_test.slave_config_vif))
30                `uvm_fatal("build_phase", " test - unable to get the virtual interface");
31
32            uvm_config_db #(slave_config_obj) :: set(this, "*", "CFG", slave_config_obj_test);
33
34        endfunction
35
36        task run_phase(uvm_phase phase);
37            super.run_phase(phase);
38            phase.raise_objection(this);
39            `uvm_info("run_phase","assert rst ",UVM_LOW);
40            rst_seq.start(env.agt.sqr);
41            `uvm_info("run_phase","deassert rst ",UVM_LOW);
42
43            `uvm_info("run_phase","stimulus generation started",UVM_LOW);
44            main_seq.start(env.agt.sqr);
45            `uvm_info("run_phase","stimulus generation ended",UVM_LOW);
46            phase.drop_objection(this);
47
48        endtask
49
50    endclass
51
52 endpackage
```

# Top:

```
1 import slave_test::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module top ();
6   bit clk;
7
8   initial begin
9     forever begin
10      #1 clk = ~clk;
11    end
12  end
13
14 slave_if slaveif (clk);
15 SMOVE DUT (slaveif.MOSI, slaveif.MISO, slaveif.SS_n, clk, slaveif.rst_n, slaveif.rx_data, slaveif.rx_valid, slaveif.tx_data, slaveif.tx_valid);
16 SPI_Slave_gold gold (slaveif.MOSI, slaveif.MISO_ref ,slaveif.SS_n ,clk ,slaveif.rst_n ,slaveif.rx_data_ref ,slaveif.rx_valid_ref ,slaveif.tx_data ,slaveif.tx_valid);
17
18 bind SMOVE slave_sva checker_inst (*.);
19
20 initial begin
21   uvm_config_db #(virtual slave_if) :: set(null, "uvm_test_top", "slave_IF", slaveif);
22   run_test("slave_test");
23 end
24
25 endmodule
```

# Interface:

```
1 interface slave_if (clk);
2   input clk;
3   logic MOSI, rst_n, SS_n, tx_valid;
4   logic [7:0] tx_data;
5   logic [9:0] rx_data;
6   logic rx_valid, MISO;
7
8   logic [9:0] rx_data_ref;
9   logic rx_valid_ref, MISO_ref;
10
11
12 endinterface : slave_if
```

## Do file:

```
1 vlib work
2 vlog -f src_files.list +define+SIM +cover -covercells
3 vsim -voptargs=+acc work.top -classdebug -uvmcontrol=all -cover
4 add wave /top/slaveif/*
5 run -all
6 coverage save SLAVE_coverage.ucdb -du SLAVE
7
```

## Src files:

```
1 slave_if.sv
2 SPI_slave.sv
3 Slave_gold.v
4 slave_SVA.sv
5 slave_config.sv
6 slave_seq_item.sv
7 rst_seq_pkg.sv
8 main_seq_pkg.sv
9 sequencer_pkg.sv
10 slave_driver.sv
11 Monitor.sv
12 Agent.sv
13 coverage_collector_pkg.sv
14 scoreboard_pkg.sv
15 slave_env.sv
16 slave_test.sv
17 slave_top.sv
```

# Simulation:

```
# UVM_INFO @ 0: reporter [MNIST] Running test slave_test...
# UVM_INFO slave_test.sv(39) @ 0: uvm_test_top [run_phase] assert rst
# =====
# * Questa UVM Transaction Recording Turned ON.
# * recording_detail has been set.
# * To turn off, set 'recording_detail' to off:
# * uvm_config_db#(int)          ::set(null, "", "recording_detail", 0);
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0);
# =====
# UVM_INFO slave_test.sv(41) @ 2: uvm_test_top [run_phase] deassert rst
# UVM_INFO slave_test.sv(43) @ 2: uvm_test_top [run_phase] stimulus generation started
# UVM_INFO slave_test.sv(45) @ 20002: uvm_test_top [run_phase] stimulus generation ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 20002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO scoreboard_pkg.sv(51) @ 20002: uvm_test_top.env.sv [report_phase] Successful transactions of Slave : 10001
# UVM_INFO scoreboard_pkg.sv(52) @ 20002: uvm_test_top.env.sv [report_phase] failed transactions of Slave : 0
#
# --- UVM Report Summary ---
{
#  Report counts by severity
#  UVM_INFO : 10
#  UVM_WARNING : 0
#  UVM_ERROR : 0
#  UVM_FATAL : 0
#  Report counts by id
#  [Questa UVM] 2
#  [MNIST] 1
#  [TEST_DONE] 1
#  [report_phase] 2
#  [run_phase] 4
# ** Note: $finish : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 20002 ns Iteration: 61 Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```

Assertions												
Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression
▲ uvm_pkg:uvm_reg_map::do_write@{ubrk#215181159#1731/mmed_1735}	Immediate	SVA	on	0	0	-	-	-	-	0 off	assert (\$cast(Seq_o))	
▲ uvm_pkg:uvm_reg_map::do_read@{ubrk#215181159#1771/mmed_1775}	Immediate	SVA	on	0	0	-	-	-	-	0 off	assert (\$cast(Seq_o))	
▲ lman_sequence::slave_main_seq::body@{ubrk#252445301#18/lmed_35}	Immediate	SVA	on	0	1	-	-	-	-	0 off	assert (randomize({}))	
↳ ▲ /top/DUT/trans1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	
↳ ▲ /top/DUT/trans2_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	
↳ ▲ /top/DUT/trans3_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	
↳ ▲ /top/DUT/trans4_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	
↳ ▲ /top/DUT/trans5_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	
↳ ▲ /top/DUT/checker_inst/rst_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	
↳ ▲ /top/DUT/checker_inst/bx_valid_1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@posedge clk) disable iff(~rst_n) (((cs	

Cover Directives														
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmpl %	Cmpl graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
▲ /top/DUT/trans1_cover	SVA	✓	off	622	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/trans2_cover	SVA	✓	off	619	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/trans3_cover	SVA	✓	off	299	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/trans4_cover	SVA	✓	off	123	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/trans5_cover	SVA	✓	off	176	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/checker_inst/rst_cover	SVA	✓	off	23	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0
▲ /top/DUT/checker_inst/bx_valid_1_cover	SVA	✓	off	4619	1	Unlimited	1	100%	✓	✓	0	0	0 ns	0

Covergroups													
Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment				
cov_pkg/slave_coverage		100.00%								auto(0)			
↳ TYP CovCode		100.00%	100	100.00...	✓					0			
↳ CVP CovCode::cp_cmd		100.00%	100	100.00...	✓								
↳ CVP CovCode::cp_ssn		100.00%	100	100.00...	✓								
↳ CVP CovCode::cp_mosi		100.00%	100	100.00...	✓								
↳ INST Vcov_pkg::slave_coverage::CovCode		100.00%	100	100.00...	✓								
↳ CVP cp_cmd		100.00%	100	100.00...	✓								
↳ B bin WRITE_ADD		3143	1	100.00...	✓								
↳ B bin WRITE_DATA		1728	1	100.00...	✓								
↳ B bin READ_ADD		2713	1	100.00...	✓								
↳ B bin READ_DATA		2416	1	100.00...	✓								
↳ CVP cp_ssn		100.00%	100	100.00...	✓								
↳ B bin_normal_trans		449	1	100.00...	✓								
↳ B bin read_trans		154	1	100.00...	✓								
↳ CVP cp_mosi		100.00%	100	100.00...	✓								
↳ B bin write_addr		1654	1	100.00...	✓								
↳ B bin write_data		1118	1	100.00...	✓								
↳ B bin read_addr		1220	1	100.00...	✓								
↳ B bin read_data		1920	1	100.00...	✓								

# Functional coverage report:

---

covered/total bins:	10	10	-
missing/total bins:	0	10	-
# Hit:	100.00%	100	-
Coverpoint cp_cmd	100.00%	100	-
covered/total bins:	4	4	-
missing/total bins:	0	4	-
# Hit:	100.00%	100	-
Coverpoint cp_ssn	100.00%	100	-
covered/total bins:	2	2	-
missing/total bins:	0	2	-
# Hit:	100.00%	100	-
Coverpoint cp_mosi	100.00%	100	-
covered/total bins:	4	4	-
missing/total bins:	0	4	-
# Hit:	100.00%	100	-
Covergroup instance \/cov_pkg::slave_coverage::CovCode	100.00%	100	-
covered/total bins:	10	10	-
missing/total bins:	0	10	-
# Hit:	100.00%	100	-
Coverpoint cp_cmd	100.00%	100	-
covered/total bins:	4	4	-
missing/total bins:	0	4	-
# Hit:	100.00%	100	-
bin WRITE_ADD	3143	1	-
bin WRITE_DATA	1728	1	-
bin READ_ADD	2713	1	-
bin READ_DATA	2416	1	-
Coverpoint cp_ssn	100.00%	100	-
covered/total bins:	2	2	-
missing/total bins:	0	2	-
# Hit:	100.00%	100	-
bin normal_trans	449	1	-
bin read_trans	154	1	-
Coverpoint cp_mosi	100.00%	100	-
covered/total bins:	4	4	-
missing/total bins:	0	4	-
# Hit:	100.00%	100	-
bin write_addr	1654	1	-
bin write_data	1118	1	-
bin read_addr	1220	1	-
bin read_data	1920	1	-

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

Total Coverage By Instance (filtered view): 100.00%

---

---

Coverage Report by instance with details

```
=====
== Instance: /cov_pkg
== Design Unit: work.cov_pkg
=====
```

Covergroup Coverage:

Covergroups	1	na	na	100.00%
Coverpoints/Crosses	3	na	na	na
Covergroup Bins	10	10	0	100.00%

---

Covergroup	Metric	Goal	Bins	Status
------------	--------	------	------	--------

---

TYPE /cov_pkg/slave_coverage/CovCode	100.00%	100	-	Covered
covered/total bins:	10	10	-	
missing/total bins:	0	10	-	
% Hit:	100.00%	100	-	
Coverpoint cp_cmd	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Coverpoint cp_ssn	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint cp_mosi	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
Covergroup instance \/cov_pkg:::slave_coverage::CovCode	100.00%	100	-	Covered
covered/total bins:	10	10	-	
missing/total bins:	0	10	-	
% Hit:	100.00%	100	-	
Coverpoint cp_cmd	100.00%	100	-	Covered
covered/total bins:	4	4	-	
missing/total bins:	0	4	-	
% Hit:	100.00%	100	-	
bin WRITE_ADD	3143	1	-	Covered
bin WRITE_DATA	1728	1	-	Covered
bin READ_ADD	2713	1	-	Covered
bin READ_DATA	2416	1	-	Covered
Coverpoint cp_ssn	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	

---

# Assertions table:

Feature	Assertion Name	Property Description
<b>Reset Assertion</b>	<code>rst_assert</code>	When reset is asserted, MISO, rx_valid, and rx_data should be low
<b>Command Sequence Validation</b>	<code>tx_valid_1_assert</code>	After valid command sequence, rx_valid asserts after 10 cycles and SS_n eventually goes high
<b>FSM: IDLE → CHK_CMD</b>	<code>trans1_assert</code>	When in IDLE state and SS_n is low, next state should be CHK_CMD
<b>FSM: CHK_CMD → WRITE/READ_ADD/READ_DATA</b>	<code>trans2_assert</code>	When in CHK_CMD state and SS_n is low, next state should be WRITE, READ_ADD, or READ_DATA
<b>FSM: WRITE → IDLE</b>	<code>trans3_assert</code>	When in WRITE state and SS_n goes high, next state should be IDLE
<b>FSM: READ_ADD → IDLE</b>	<code>trans4_assert</code>	When in READ_ADD state and SS_n goes high, next state should be IDLE
<b>FSM: READ_DATA → IDLE</b>	<code>trans5_assert</code>	When in READ_DATA state and SS_n goes high, next state should be IDLE

## Wrapper:

### Design:

```
1 module WRAPPER (MOSI,MISO,SS_n,clk,rst_n);
2
3   input MOSI, SS_n, clk, rst_n;
4   output MISO;
5
6   wire [9:0] rx_data_din;
7   wire      rx_valid;
8   wire      tx_valid;
9   wire [7:0] tx_data_dout;
10
11  RAM    RAM_instance  (rx_data_din,clk,rst_n,rx_valid,tx_data_dout,tx_valid);
12  SLAVE  SLAVE_instance (MOSI,MISO,SS_n,clk,rst_n,rx_data_din,rx_valid,tx_data_dout,tx_valid);
13
14 endmodule
```

### Golden model:

```
// SPI_Wrapper
1
2
3 module SPI_Wrapper(MOSI ,MISO ,SS_n ,clk ,rst_n);
4   input MOSI ,SS_n ,clk ,rst_n;
5   output MISO;
6
7   wire rx_valid , tx_valid;
8   wire [9:0] rx_data;
9   wire [7:0]tx_data;
10
11 SPI_Slave_gold DUT (MOSI ,MISO ,SS_n ,clk ,rst_n ,rx_data ,rx_valid ,tx_data ,tx_valid);
12 RAM_gold dut (rx_data , rx_valid , tx_valid , clk , rst_n , tx_data);
13
14
15 endmodule
```

## SVA:

```
1  module wrapper_sva (
2    input clk,
3    input MOSI,
4    input SS_n,
5    input rst_n,
6    input MISO
7  );
8
9
10 // rst Assertion
11 rst_assert:assert      property (@(posedge clk) !rst_n |=> (!MISO));
12 rst_cover:cover        property (@(posedge clk) !rst_n |=> (!MISO));
13
14 sequence seq;
15 $fell(SS_n) ##1 (MOSI [*3]) ##1 $rose(SS_n);
16 endsequence
17
18 property MISO_prop;
19   @(posedge clk) disable iff (!rst_n)
20     $fell(SS_n) |=>
21       (not seq ##1 ($stable(MISO) throughout (!SS_n)) );
22 endproperty
23
24 assert property (MISO_prop);
25 cover property (MISO_prop);
26
27
28
29 endmodule
```

## Wrraper Config db:

```
1 package wrapper_config;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4
5     class wrapper_config_obj extends uvm_object;
6         `uvm_object_utils(wrapper_config_obj);
7
8         virtual wrapper_if wrapper_config_vif;
9         uvm_active_passive_enum is_active_wrapper;
10
11        function new(string name = "wrapper_config_obj");
12            super.new(name);
13        endfunction
14
15    endclass
16
17
18 endpackage
```

## Ram config db:

```
1 package ram_config;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4
5     class ram_config_obj extends uvm_object;
6         `uvm_object_utils(ram_config_obj);
7
8         virtual ram_if ram_config_vif;
9         uvm_active_passive_enum is_active_ram;
10
11        function new(string name = "ram_config_obj");
12            super.new(name);
13        endfunction
14
15    endclass
16
17 endpackage
```

## slave config db:

```
1 package slave_config;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4
5     class slave_config_obj extends uvm_object;
6         `uvm_object_utils(slave_config_obj);
7
8         virtual slave_if slave_config_vif;
9         uvm_active_passive_enum is_active_slave;
10
11        function new(string name = "slave_config_obj");
12            super.new(name);
13        endfunction
14
15    endclass
16
17
18 endpackage
```

## Seq item:

```
1 package seq_item_pkg;
2   import shared_pkg::*;
3   import uvm_pkg::*;
4   `include "uvm_macros.svh"
5
6 class wrapper_seq_item extends uvm_sequence_item;
7   `uvm_object_utils(wrapper_seq_item);
8
9   rand bit rst_n, SS_n, MOSI;
10  bit MISO, MISO_ref;
11  rand bit[10:0] MOSI_bins;
12
13  int counter,i;
14  bit WRITE_ADD, READ_ADD, WRITE_DATA, READ_DATA;
15
16  function new (string name = "wrapper_seq_item");
17    super.new(name);
18  endfunction
19
20  constraint rst_constraint {rst_n dist {1 := 999 , 0 := 1};}
21
22  // ss_n constraint
23  constraint SS_N_constraint {
24    if (~rst_n)
25      | SS_n == 1;
26    else if (MOSI_bins[10:8] == 3'b111) {
27      if(counter % 24 == 0)
28        | SS_n == 1;
29      else
30        | SS_n == 0;
31    }
32    else {
33      if (counter % 14 == 0)
34        | SS_n == 1;
35      else
36        | SS_n == 0;
37    }
38  }
39
40  constraint write_constraint {
41    if (WRITE_ADD)
42      | MOSI_bins [10:8] inside {3'b000 , 3'b001};
43  }
44
45  constraint read_constraint {
46    MOSI_bins [10:8] inside {3'b111 , 3'b110};
47    if (READ_ADD)
48      | MOSI_bins [10:8] == 3'b111;
49    else if (READ_DATA)
50      | MOSI_bins [10:8] == 3'b110;
51  }
52
53  constraint write_read_constraint {
54    if (WRITE_ADD)
55      | MOSI_bins [10:8] inside {3'b000 , 3'b001};
56
57    else if (WRITE_DATA)
58      | MOSI_bins [10:8] dist {3'b000:=40 , 3'b110:=60};
59
60    else if (READ_ADD)
61      | MOSI_bins [10:8] == {3'b111};
62
63    else if (READ_DATA)
64      | MOSI_bins [10:8] dist {3'b110:=40 , 3'b000:=60};
65  }
```

```

67     function void post_randomize;
68         counter++;
69         if(SS_n) begin
70             counter = 1;
71             i = 10;
72         end
73         else if (i>=0 && counter >2) begin
74             MOSI = MOSI_bins[i];
75             i--;
76         end
77         foreach (MOSI_bins[i]) begin
78             $display("mosi arr = %b", MOSI_bins);
79         end
80
81         if (MOSI_bins [10:8] == 3'b000)
82             WRITE_ADD = 1'b1;
83         else
84             WRITE_ADD = 1'b0;
85
86         if (MOSI_bins [10:8] == 3'b110)
87             READ_ADD = 1'b1;
88         else
89             READ_ADD = 1'b0;
90
91         if (MOSI_bins [10:8] == 3'b001)
92             WRITE_DATA = 1'b1;
93         else
94             WRITE_DATA = 1'b0;
95
96         if (MOSI_bins [10:8] == 3'b111)
97             READ_DATA = 1'b1;
98         else
99             READ_DATA = 1'b0;
100    endfunction
101
102
103    function string convert2string();
104        return $sformatf("%s MOSI = %0d, SS_n = %0d, rst_n = %0d , MISO = %0d , MISO_ref = %0d , MOSI_bins = %b",
105        super.convert2string(), MOSI, SS_n, rst_n, MISO, MISO_ref, MOSI_bins);
106    endfunction
107
108 endclass
109
110 endpackage

```

## Write only seq:

```
1 package write_sequence;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class wrapper_write_seq extends uvm_sequence #(wrapper_seq_item);
7     `uvm_object_utils(wrapper_write_seq);
8
9   wrapper_seq_item seq_item;
10
11  function new(string name = "wrapper_write_seq");
12    super.new(name);
13  endfunction
14
15  task body();
16    seq_item = wrapper_seq_item::type_id::create("seq_item");
17    // write sequence
18    seq_item.read_constraint.constraint_mode(0);
19    seq_item.read_constraint.constraint_mode(0);
20    repeat (1000) begin
21      start_item(seq_item);
22      if (seq_item.SS_n) begin
23        seq_item.MOSI_bins.rand_mode(1);
24        seq_item.write_constraint.constraint_mode(1);
25      end
26      else begin
27        seq_item.MOSI_bins.rand_mode(0);
28        seq_item.write_constraint.constraint_mode(0);
29        assert(seq_item.randomize() with {seq_item.MOSI_bins[10:8] inside {3'b000 , 3'b001};});
30      end
31
32      finish_item(seq_item);
33    end
34  endtask
35
36 endclass
37
38 endpackage
```

## Read only seq:

```
1 package read_sequence;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6     class wrapper_read_seq extends uvm_sequence #(wrapper_seq_item);
7         `uvm_object_utils(wrapper_read_seq);
8
9         wrapper_seq_item seq_item;
10
11        function new(string name = "wrapper_read_seq");
12            super.new(name);
13        endfunction
14
15        task body();
16
17        // read sequence
18        seq_item = wrapper_seq_item :: type_id :: create ("seq_item");
19        seq_item.write_constraint.constraint_mode(0);
20        seq_item.read_constraint.constraint_mode(0);
21        repeat (1000) begin
22            start_item(seq_item);
23            if (seq_item.SS_n) begin
24                seq_item.read_constraint.constraint_mode(1);
25                seq_item.MOSI_bins.rand_mode(1);
26            end
27            else begin
28                seq_item.read_constraint.constraint_mode(0);
29                seq_item.MOSI_bins.rand_mode(0);
30            end
31            assert(seq_item.randomize());
32            finish_item(seq_item);
33        end
34
35    endtask
36
37 endclass
38
39 endpackage
```

## Write Read seq:

```
1 package Write_Read_sequence;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5
6   class wrraper_Write_Read_seq extends uvm_sequence #(wrapper_seq_item);
7     `uvm_object_utils(wrraper_Write_Read_seq);
8
9     wrapper_seq_item seq_item;
10
11    function new(string name = "wrraper_Write_Read_seq");
12      super.new(name);
13    endfunction
14
15    task body();
16      seq_item = wrapper_seq_item :: type_id :: create ("seq_item");
17
18      // read and write
19      seq_item.write_constraint.constraint_mode(0);
20      seq_item.read_constraint.constraint_mode(0);
21      repeat (1000) begin
22        start_item(seq_item);
23        if (seq_item.SS_n) begin
24          seq_item.write_read_constraint.constraint_mode(1);
25          seq_item.MOSI_bins.rand_mode(1);
26        end
27        else begin
28          seq_item.write_read_constraint.constraint_mode(0);
29          seq_item.MOSI_bins.rand_mode(0);
30        end
31        assert(seq_item.randomize());
32        finish_item(seq_item);
33      end
34    endtask
35
36  endclass
37
38 endpackage
```

## Sqr:

```
1 package sequencer_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import seq_item_pkg::*;
5
6     class wrapper_sqr extends uvm_sequencer #(wrapper_seq_item);
7         `uvm_component_utils(wrapper_sqr);
8         function new(string name = "wrapper_sqr", uvm_component parent = null);
9             super.new(name,parent);
10        endfunction
11    endclass
12 endpackage
```

## Driver:

```
1 package wrapper_driver;
2     import wrapper_config::*;
3     import seq_item_pkg::*;
4     import uvm_pkg::*;
5     `include "uvm_macros.svh"
6
7     class wrapper_driver extends uvm_driver #(wrapper_seq_item);
8         `uvm_component_utils(wrapper_driver);
9
10        virtual wrapper_if wrapper_vif;
11        wrapper_seq_item stim_seq_item;
12
13        function new(string name = "wrapper_driver", uvm_component parent = null);
14            super.new(name,parent);
15        endfunction
16
17        task run_phase(uvm_phase phase);
18            super.run_phase(phase);
19
20            forever begin
21                stim_seq_item = wrapper_seq_item :: type_id :: create("stim_seq_item");
22                seq_item_port.get_next_item(stim_seq_item);
23                wrapper_vif.SS_n      = stim_seq_item.SS_n;
24                wrapper_vif.MOSI      = stim_seq_item.MOSI;
25                wrapper_vif.rst_n     = stim_seq_item.rst_n;
26                @(negedge wrapper_vif.clk);
27                seq_item_port.item_done();
28            end
29
30        endtask
31
32    endclass
33
34 endpackage
```

## Monitor:

```
1 package monitor_wrap;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5   import shared_pkg::*;

6
7   class wrapper_monitor extends uvm_monitor;
8     `uvm_component_utils(wrapper_monitor);

9     virtual wrapper_if wrapper_vif;
10    wrapper_seq_item rsp_seq_item;
11    uvm_analysis_port #(wrapper_seq_item) mon_ap;

12    function new(string name = "wrapper_monitor", uvm_component parent = null);
13      super.new(name,parent);
14    endfunction

15    function void build_phase(uvm_phase phase);
16      super.build_phase(phase);
17      mon_ap = new("mon_ap",this);
18    endfunction

19
20    task run_phase(uvm_phase phase);
21      super.run_phase(phase);
22      forever begin
23        rsp_seq_item = wrapper_seq_item :: type_id :: create("rsp_seq_item");
24        rsp_seq_item.MOSI      = wrapper_vif.MOSI;
25        rsp_seq_item.SS_n      = wrapper_vif.SS_n;
26        rsp_seq_item.rst_n     = wrapper_vif.rst_n;
27        rsp_seq_item.MISO      = wrapper_vif.MISO;
28        rsp_seq_item.MISO_ref  = wrapper_vif.MISO_ref;
29        @(negedge wrapper_vif.clk);
30        mon_ap.write(rsp_seq_item);
31      end
32    endtask
33  endclass
34
35 endpackage
36
37
38
```

## Wrraper Agent:

```
1 package agent_pkg_wrapper;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import sequencer_pkg::*;
5   import wrapper_driver::*;
6   import monitor_wrap::*;
7   import wrapper_config::*;
8   import seq_item_pkg::*;
9
10  class wrapper_agent extends uvm_agent;
11    `uvm_component_utils(wrapper_agent);
12    wrapper_sqr sqr;
13    wrapper_driver drv;
14    wrapper_monitor mon;
15    wrapper_config_obj wrapper_cfg;
16    uvm_analysis_port #(wrapper_seq_item) agt_ap;
17
18
19    function new(string name = "wrapper_agent",uvm_component parent = null);
20      super.new(name,parent);
21    endfunction
22
23    function void build_phase(uvm_phase phase);
24      super.build_phase(phase);
25      if(!uvm_config_db #(wrapper_config_obj)::get(this, "", "CFG_WRAP", wrapper_cfg)) begin
26        `uvm_fatal("build_phase","Unable to get configuration object");
27      end
28
29      mon = wrapper_monitor :: type_id :: create("mon",this);
30
31      if(wrapper_cfg.is_active_wrapper == UVM_ACTIVE) begin
32        sqr = wrapper_sqr :: type_id :: create("sqr",this);
33        drv = wrapper_driver :: type_id :: create("drv",this);
34      end
35
36      agt_ap = new("agt_ap", this);
37    endfunction
38
39    function void connect_phase(uvm_phase phase);
40      super.connect_phase(phase);
41
42      mon.wrapper_vif = wrapper_cfg.wrapper_config_vif;
43      mon.mon_ap.connect(agt_ap);
44
45      if(wrapper_cfg.is_active_wrapper == UVM_ACTIVE) begin
46        drv.wrapper_vif = wrapper_cfg.wrapper_config_vif;
47        drv.seq_item_port.connect(sqr.seq_item_export);
48      end
49
50    endfunction
51
52  endclass
53 endpackage
```

## Ram Agent:

```
1 package agent_pkg_ram;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import sequencer_pkg_ram::*;
5   import ram_driver::*;
6   import monitor_ram::*;
7   import ram_config::*;
8   import seq_item_pkg_ram::*;
9
10  class ram_agent extends uvm_agent;
11    `uvm_component_utils(ram_agent);
12    ram_sqr sqr;
13    ram_driver drv;
14    ram_monitor mon;
15    ram_config_obj ram_cfg;
16    uvm_analysis_port #(ram_seq_item) agt_ap;
17
18    function new(string name = "ram_agent", uvm_component parent = null);
19      super.new(name,parent);
20    endfunction
21
22    function void build_phase(uvm_phase phase);
23      super.build_phase(phase);
24      if(!uvm_config_db #(ram_config_obj) :: get(this, "", "CFG_ram", ram_cfg)) begin
25        `uvm_fatal("build_phase","Unable to get configuration object");
26      end
27
28      mon = ram_monitor :: type_id :: create("mon",this);
29
30      if(ram_cfg.is_active_ram == UVM_ACTIVE) begin
31        sqr = ram_sqr :: type_id :: create("sqr",this);
32        drv = ram_driver :: type_id :: create("drv",this);
33      end
34
35      agt_ap = new("agt_ap", this);
36    endfunction
37
38    function void connect_phase(uvm_phase phase);
39      super.connect_phase(phase);
40
41      mon.ram_vif = ram_cfg.ram_config_vif;
42      mon.mon_ap.connect(agt_ap);
43
44      if([ram_cfg.is_active_ram == UVM_ACTIVE]) begin
45        drv.ram_vif = ram_cfg.ram_config_vif;
46        drv.seq_item_port.connect(sqr.seq_item_export);
47      end
48
49    endfunction
50
51  endclass
52 endpackage
```

## Slave Agent:

```
1 package agent_pkg_slave;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import sequencer_pkg_slave::*;
5   import slave_driver::*;
6   import monitor_slave::*;
7   import slave_config::*;
8   import seq_item_pkg_slave::*;
9
10  class slave_agent extends uvm_agent;
11    `uvm_component_utils(slave_agent);
12    slave_sqr sqr;
13    slave_driver drv;
14    slave_monitor mon;
15    slave_config_obj slave_cfg;
16    uvm_analysis_port #(slave_seq_item) agt_ap;
17
18    function new(string name = "slave_agent",uvm_component parent = null);
19      super.new(name,parent);
20    endfunction
21
22    function void build_phase(uvm_phase phase);
23      super.build_phase(phase);
24      if(!uvm_config_db #(slave_config_obj) :: get(this, "", "CFG_SLAVE", slave_cfg)) begin
25        `uvm_fatal("build_phase","Unable to get configuration object");
26      end
27
28      mon = slave_monitor :: type_id :: create("mon",this);
29
30      if(slave_cfg.is_active_slave == UVM_ACTIVE) begin
31        sqr = slave_sqr :: type_id :: create("sqr",this);
32        drv = slave_driver :: type_id :: create("drv",this);
33      end
34
35      agt_ap = new("agt_ap", this);
36    endfunction
37
38    function void connect_phase(uvm_phase phase);
39      super.connect_phase(phase);
40
41      mon.slave_vif = slave_cfg.slave_config_vif;
42      mon.mon_ap.connect(agt_ap);
43
44      if(slave_cfg.is_active_slave == UVM_ACTIVE) begin
45        drv.slave_vif = slave_cfg.slave_config_vif;
46        drv.seq_item_port.connect(sqr.seq_item_export);
47      end
48
49    endfunction
50
51  endclass
52 endpackage
```

## Coverage collector:

```
1 package wrapper_config;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4
5   class wrapper_config_obj extends uvm_object;
6     `uvm_object_utils(wrapper_config_obj);
7
8     virtual wrapper_if wrapper_config_vif;
9     uvm_active_passive_enum is_active_wrapper;
10
11    function new(string name = "wrapper_config_obj");
12      super.new(name);
13    endfunction
14
15  endclass
16
17
18 endpackage
```

## Scoreboard:

```
1 package scoreboard_pkg_wrap;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import seq_item_pkg::*;
5   import shared_pkg::*;
6
7   class wrapper_scoreboard extends uvm_scoreboard;
8     `uvm_component_utils(wrapper_scoreboard);
9     uvm_analysis_export #(wrapper_seq_item) sb_export;
10    uvm_tlm_analysis_fifo #(wrapper_seq_item) sb_fifo;
11    wrapper_seq_item seq_item_sb;
12
13    int error_count = 0;
14    int correct_count = 0;
15
16    function new(string name = "wrapper_scoreboard",uvm_component parent = null);
17      super.new(name,parent);
18    endfunction
19
20    function void build_phase(uvm_phase phase);
21      super.build_phase(phase);
22      sb_export = new("sb_export",this);
23      sb_fifo = new("sb_fifo",this);
24    endfunction
25
26    function void connect_phase(uvm_phase phase);
27      super.connect_phase(phase);
28      sb_export.connect(sb_fifo.analysis_export);
29    endfunction
30
31    task run_phase(uvm_phase phase);
32      super.run_phase(phase);
33      forever begin
34        sb_fifo.get(seq_item_sb);
35        if(seq_item_sb.MISO != seq_item_sb.MISO_ref) begin
36          `uvm_error ("run_phase",$sformatf("comparison failed, transaction received by the DUT:%s while the reference out_ref:0b%b",seq_item_sb.convert2string(),
37          seq_item_sb.MISO_ref));
38          error_count++;
39        end
40        else begin
41          `uvm_info("run_phase",$sformatf("correct out_ref outputs : %s ", seq_item_sb.convert2string()), UVM_HIGH);
42          correct_count++;
43        end
44      end
45    endtask
46
47    function void report_phase(uvm_phase phase);
48      super.report_phase(phase);
49      `uvm_info("report_phase",$sformatf(" Successful transactions of wrapper : %d ", correct_count), UVM_MEDIUM);
50      `uvm_info("report_phase",$sformatf(" failed transactions of wrapper : %d ", error_count), UVM_MEDIUM);
51    endfunction
52  endclass
53
54  endpackage
```

## Env:

```
1 package wrapper_env;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     import agent_pkg_wrapper::*;
5     import scoreboard_pkg_wrap::*;
6     import cov_pkg_wrapper::*;
7
8     class wrapper_env extends uvm_env;
9         `uvm_component_utils(wrapper_env);
10
11         wrapper_agent agt;
12         wrapper_scoreboard sb;
13         wrapper_coverage cov;
14
15         function new(string name = "wrapper_env",uvm_component parent = null);
16             super.new(name,parent);
17         endfunction
18
19         function void build_phase(uvm_phase phase);
20             super.build_phase(phase);
21             agt = wrapper_agent    :: type_id :: create ("agt",this);
22             sb  = wrapper_scoreboard :: type_id :: create ("sb",this);
23             cov = wrapper_coverage :: type_id :: create ("cov",this);
24         endfunction
25
26         function void connect_phase(uvm_phase phase);
27             super.connect_phase(phase);
28             agt.agt_ap.connect(sb.sb_export);
29             agt.agt_ap.connect(cov.cov_export);
30         endfunction
31
32     endclass
33
34 endpackage
```

## Test:

```
1 package wrapper_test;
2   import wrapper_env::*;
3   import wrapper_config::*;
4   import write_sequence::*;
5   import read_sequence::*;
6   import Write_Read_sequence::*;
7   import rst_sequence::*;
8   import uvm_pkg::*;
9   import slave_env::*;
10  import ram_env::*;
11  import ram_config::*;
12  import slave_config::*;
13  `include "uvm_macros.svh"
14
15 class wrapper_test extends uvm_test;
16   `uvm_component_utils(wrapper_test);
17
18   wrapper_env env_act;
19   slave_env env_pass_slave;
20   ram_env env_pass_ram;
21
22   wrapper_config_obj wrapper_config_obj_test;
23   slave_config_obj slave_cfg;
24   ram_config_obj ram_cfg;
25
26   wrapper_write_seq write_only_seq;
27   wrapper_read_seq read_only_seq;
28   wrapper_Write_Read_seq read_write_seq;
29   wrapper_rst_seq rst_seq;
30
31
32   function new(string name = "wrapper_test", uvm_component parent = null);
33     super.new(name,parent);
34   endfunction
35
```

```

36
37     function void build_phase(uvm_phase phase);
38         super.build_phase(phase);
39         env_act           = wrapper_env      :: type_id :: create("env_act",this);
40         wrapper_config_obj_test = wrapper_config_obj :: type_id :: create("wrapper_config_obj_test");
41
42         env_pass_slave    = slave_env       :: type_id :: create ("env_pass_slave",this);
43         slave_cfg          = slave_config_obj :: type_id :: create ("slave_cfg");
44
45         env_pass_ram       = ram_env        :: type_id :: create ("env_pass_ram",this);
46         ram_cfg            = ram_config_obj :: type_id :: create ("ram_cfg");
47
48         write_only_seq     = wrapper_write_seq   :: type_id :: create ("write_only_seq");
49         read_only_seq      = wrapper_read_seq   :: type_id :: create ("read_only_seq");
50         read_write_seq     = wrapper_Write_Read_seq :: type_id :: create ("read_write_seq");
51         rst_seq             = wrapper_rst_seq    :: type_id :: create ("rst_seq");
52
53         wrapper_config_obj_test.is_active_wrapper = UVM_ACTIVE;
54         slave_cfg.is_active_slave                = UVM_PASSIVE;
55         ram_cfg.is_active_ram                  = UVM_PASSIVE;
56
57         if(!uvm_config_db #(virtual wrapper_if) :: get(this, "", "Wrapper_IF", wrapper_config_obj_test.wrapper_config_vif))
58             `uvm_fatal("build_phase", " test - unable to get the first virtual interface");
59
60         if(!uvm_config_db #(virtual slave_if)   :: get(this,"","Slave_IF",slave_cfg.slave_config_vif))
61             `uvm_fatal("build_phase","test - unable to get the second virtul interface");
62
63         if(!uvm_config_db #(virtual ram_if)     :: get(this,"","Ram_IF",ram_cfg.ram_config_vif))
64             `uvm_fatal("build_phase","test - unable to get the third virtul interface");
65
66
67         uvm_config_db #(wrapper_config_obj) :: set(this,"env_act.*","CFG_wrap", wrapper_config_obj_test);
68         uvm_config_db #(slave_config_obj)   :: set(this,"env_pass_slave.*","CFG_slave",slave_cfg);
69         uvm_config_db #(ram_config_obj)     :: set(this,"env_pass_ram.*","CFG_ram",ram_cfg);
70
71     endfunction
72
73     task run_phase(uvm_phase phase);
74         super.run_phase(phase);
75
76         phase.raise_objection(this);
77
78         `uvm_info("run_phase", "assert rst ",UVM_LOW);
79         rst_seq.start(env_act.agt.sqr);
80         `uvm_info("run_phase", "deassert rst ",UVM_LOW);
81
82         `uvm_info("run_phase", "write operation started",UVM_LOW);
83         write_only_seq.start(env_act.agt.sqr);
84         `uvm_info("run_phase", "write operation ended",UVM_LOW);
85
86         `uvm_info("run_phase", "read operation started",UVM_LOW);
87         read_only_seq.start(env_act.agt.sqr);
88         `uvm_info("run_phase", "read operation ended",UVM_LOW);
89
90         `uvm_info("run_phase", "write_read operation started",UVM_LOW);
91         read_write_seq.start(env_act.agt.sqr);
92         `uvm_info("run_phase", "write_read operation ended",UVM_LOW);
93
94         phase.drop_objection(this);
95
96     endtask
97
98 endclass
99
100 endpackage

```

## Top:

```
1 import wrapper_test::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 module top ();
6     bit clk;
7
8     initial begin
9         forever begin
10            #1 clk = ~clk;
11        end
12    end
13
14    wrapper_if wrapif (clk);
15    slave_if slaveif (clk);
16    ram_if ramif (clk);
17
18    WRAPPER DUT_1 (wrapif.MOSI,wrapif.MISO,wrapif.SS_n,clk,wrapif.rst_n);
19    SPI_Wrapper golden_1 (wrapif.MOSI ,wrapif.MISO_ref ,wrapif.SS_n ,clk ,wrapif.rst_n);
20
21    assign ramif.rx_valid= DUT_1.rx_valid;
22    assign ramif.din = DUT_1.rx_data_din;
23    assign ramif.tx_valid= DUT_1.tx_valid;
24    assign ramif.dout = DUT_1.tx_data_dout;
25    assign ramif.rst_n      = DUT_1.rst_n;
26
27    assign ramif.tx_valid_ref= golden_1.tx_valid;
28    assign ramif.dout_ref = golden_1.tx_data;
29
30
31    assign slaveif.MOSI= DUT_1.MOSI;
32    assign slaveif.MISO = DUT_1.MISO;
33    assign slaveif.tx_valid= DUT_1.tx_valid;
34    assign slaveif.tx_data = DUT_1.tx_data_dout;
35    assign slaveif.rx_data      = DUT_1.rx_data_din;
36    assign slaveif.rx_valid      = DUT_1.rx_valid;
37    assign slaveif.rst_n      = DUT_1.rst_n;
38    assign slaveif.SS_n      = DUT_1.SS_n;
39
40    assign slaveif.rx_data_ref= golden_1.rx_data;
41    assign slaveif.rx_valid_ref = golden_1.rx_valid;
42    assign slaveif.MISO_ref = golden_1.MISO;
43
44
45    bind WRAPPER wrapper_sva checker1_inst (*.);
46    bind SLAVE slave_sva checker2_inst (*.);
47    bind RAM ram_sva checker3_inst (*.);
48
49    initial begin
50        $readmemh("mem.dat",DUT_1.RAM_instance.MEM);
51        $readmemh("mem.dat",golden_1.dut.mem);
52        uvm_config_db #(virtual wrapper_if) :: set(null,"uvm_test_top","Wrapper_IF",wrapif);
53        uvm_config_db #(virtual slave_if)   :: set(null,"uvm_test_top","Slave_IF",slaveif);
54        uvm_config_db #(virtual ram_if)     :: set(null,"uvm_test_top","Ram_IF",ramif);
55
56        run_test("wrapper_test");
57    end
58
59
60 endmodule
```

## Interface:

```
1 interface wrapper_if (clk);
2   input clk;
3   logic MOSI, SS_n, clk, rst_n;
4   logic MISO, MISO_ref;
5
6 endinterface : wrapper_if
```

## Do file:

```
1 vlib work
2 vlog -f src_files.list +define+SIM +cover -covercells
3 vsim -voptargs+=acc work.top -classdebug -uvmcontrol=all -cover
4 add wave /top/wrapif/*
5 add wave -position insertpoint sim:/top/slaveif/*
6 add wave -position insertpoint sim:/top/ramif/*
7 run -all
8 coverage save SPI_Wrapper_coverage.ucdb -du WRAPPER
9 |
```

## Src files:

```
1  RAM_if.sv
2  RAM.v
3  RAM_SVA.sv
4  RAM_config.sv
5  RAM_seq_item.sv
6  Ram_RST_seq_pkg.sv
7  ram_write_seq_pkg.sv
8  Ram_Read_Seq.sv
9  ram_Write_Read_Seq.sv
10 Ram_sequencer_pkg.sv
11 RAM_driver.sv
12 Ram_Monitor.sv
13 Ram_Agent.sv
14 Ram_coverage_collector_pkg.sv
15 Ram_scoreboard_pkg.sv
16 RAM_env.sv
17
18
19 Slave_if.sv
20 SPI_slave.sv
21 Slave_SVA.sv
22 Slave_shared_pkg.sv
23 Slave_config.sv
24 Slave_seq_item.sv
25 Slave_RST_seq_pkg.sv
26 Slave_main_seq_pkg.sv
27 Slave_sequencer_pkg.sv
28 Slave_driver.sv
29 Slave_Monitor.sv
30 Slave_Agent.sv
31 Slave_coverage_collector_pkg.sv
32 Slave_scoreboard_pkg.sv
33 Slave_env.sv
34
35 Wrapper_if.sv
36 SPI_wrapper.v
37 SPI_Wrapper_golden.v
38 Wrapper_SVA.sv
39 Wrapper_shared_pkg.sv
40 Wrapper_config.sv
41 Wrapper_seq_item.sv
42 Wrapper_RST_seq_pkg.sv
43 Wrapper_write_seq_pkg.sv
44 Wrapper_Read_Seq.sv
45 Wrapper_Write_Read_Seq.sv
46 Wrapper_sequencer_pkg.sv
47 Wrapper_driver.sv
48 Wrapper_Monitor.sv
49 Wrapper_Agent.sv
50 Wrapper_coverage_collector_pkg.sv
51 Wrapper_scoreboard_pkg.sv
52 Wrapper_env.sv
53 Wrapper_test.sv
54 Wrapper_top.sv
```


# Simulation:


Transcript

```

# mosi arr = 000100000011
# UVM_INFO Wrapper_test.sv(92) @ 6002: uvm_test_top [run_phase] write_read operation ended
# UVM_INFO Verilog_src/uvm-1.ld/src/base/uvm_objection.svh(1267) @ 6002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO Wrapper_scoreboard_pkg.sv(52) @ 6002: uvm_test_top.env_act.sb [report_phase] Successful transactions of wrapper : 3001
# UVM_INFO Wrapper_scoreboard_pkg.sv(53) @ 6002: uvm_test_top.env_act.sb [report_phase] failed transactions of wrapper : 0
# UVM_INFO Ram_scoreboard_pkg.sv(51) @ 6002: uvm_test_top.env_pass_ram.sb [report_phase] Successful transactions of RAM : 3001
# UVM_INFO Ram_scoreboard_pkg.sv(52) @ 6002: uvm_test_top.env_pass_ram.sb [report_phase] failed transactions of RAM : 0
# UVM_INFO Slave_scoreboard_pkg.sv(51) @ 6002: uvm_test_top.env_pass_slave.sb [report_phase] Successful transactions of Slave : 3001
# UVM_INFO Slave_scoreboard_pkg.sv(52) @ 6002: uvm_test_top.env_pass_slave.sb [report_phase] failed transactions of Slave : 0
#
# --- UVM Report Summary ---
#
# *** Report counts by severity
# UVM_INFO : 18
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# *** Report counts by id
# [Questa UVM] 2
# [RNIST] 1
# [TEST_DONE] 1
# [report_phase] 6
# [run_phase] 8
# *** Note: $finish : C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
# Time: 6002 ns Iteration: 61 Instance: /top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/..//verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430

```





Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/cov_pkg_ram/ram_coverage	TxPB CovCode	100.00%							
CVP CovCode::cp_din	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				auto(0)
CVP CovCode::cp_rx_valid	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				
CVP CovCode::cp_tx_valid	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				
CROSS CovCode::cp_din_cp_rx_valid_1	CROSS CovCode	100.00%	100 100.00...	100 100.00%	✓				
CROSS CovCode::cp_din_cp_rx_valid_2	CROSS CovCode	100.00%	100 100.00...	100 100.00%	✓				
INST /cov_pkg_ram::ram_coverage::CovCode	INST	100.00%	100 100.00...	100 100.00%	✓				0
/cov_pkg_wrapper/wrapper_coverage	TxPB CovCode	100.00%							
CVP CovCode::cp_din	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				auto(0)
CVP CovCode::cp_cmd	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				
CVP CovCode::cp_ssn	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				
CVP CovCode::cp_mosi	CVP CovCode	100.00%	100 100.00...	100 100.00%	✓				
CROSS CovCode::cross_ssn_mosi	CROSS CovCode	100.00%	100 100.00...	100 100.00%	✓				
INST /cov_pkg_slave::slave_coverage::CovCode	INST	100.00%	100 100.00...	100 100.00%	✓				0
CVP cp_cmd	CVP	100.00%	100 100.00...	100 100.00%	✓				
CVP cp_ssn	CVP	100.00%	100 100.00...	100 100.00%	✓				
CVP cp_mosi	CVP	100.00%	100 100.00...	100 100.00%	✓				
CROSS cross_ssn_mosi	CROSS	100.00%	100 100.00...	100 100.00%	✓				

cover\_report.txt

Coverage Report by instance with details

```
=====
== Instance: /top/DUT_1/RAM_instance/checker3_inst
== Design Unit: work.ram_sva
=====
```

Directive Coverage:

Directives	5	5	0	100.00%
------------	---	---	---	---------

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT_1/RAM_instance/checker3_inst/rst_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(21)	7	Covered
/top/DUT_1/RAM_instance/checker3_inst/tx_valid_1_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(25)	2335	Covered
/top/DUT_1/RAM_instance/checker3_inst/tx_valid_2_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(31)	64	Covered
/top/DUT_1/RAM_instance/checker3_inst/write_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(35)	106	Covered
/top/DUT_1/RAM_instance/checker3_inst/read_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(39)	289	Covered

```
=====
== Instance: /top/DUT_1/SLAVE_instance/checker2_inst
== Design Unit: work.slave_sva
=====
```

Directive Coverage:

Directives	2	2	0	100.00%
------------	---	---	---	---------

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/top/DUT_1/SLAVE_instance/checker2_inst/rst_cover	slave_sva	Verilog	SVA	Slave_SVA.sv(20)	7	Covered
/top/DUT_1/SLAVE_instance/checker2_inst/tx_valid_1_cover	slave_sva	Verilog	SVA	Slave_SVA.sv(24)	1485	Covered

```
=====
== Instance: /top/DUT_1/SLAVE_instance
== Design Unit: work.SLAVE
=====
```

TOTAL COVERGROUP COVERAGE: 66.66% COVERGROUP TYPES: 3

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
<hr/>						
/top/DUT_1/RAM_instance/checker3_inst/rst_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(21)	7	Covered
/top/DUT_1/RAM_instance/checker3_inst/tv_valid_1_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(25)	2335	Covered
/top/DUT_1/RAM_instance/checker3_inst/tv_valid_2_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(31)	64	Covered
/top/DUT_1/RAM_instance/checker3_inst/write_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(35)	106	Covered
/top/DUT_1/RAM_instance/checker3_inst/read_cover	ram_sva	Verilog	SVA	RAM_SVA.sv(39)	289	Covered
/top/DUT_1/SLAVE_instance/transl_cover	SLAVE	Verilog	SVA	SPI_slave.sv(141)	187	Covered
/top/DUT_1/SLAVE_instance/trans2_cover	SLAVE	Verilog	SVA	SPI_slave.sv(144)	186	Covered
/top/DUT_1/SLAVE_instance/trans3_cover	SLAVE	Verilog	SVA	SPI_slave.sv(147)	98	Covered
/top/DUT_1/SLAVE_instance/trans4_cover	SLAVE	Verilog	SVA	SPI_slave.sv(150)	19	Covered
/top/DUT_1/SLAVE_instance/trans5_cover	SLAVE	Verilog	SVA	SPI_slave.sv(153)	63	Covered
/top/DUT_1/SLAVE_instance/checker2_inst/rst_cover	slave_sva	Verilog	SVA	Slave_SVA.sv(20)	7	Covered
/top/DUT_1/SLAVE_instance/checker2_inst/tv_valid_1_cover	slave_sva	Verilog	SVA	Slave_SVA.sv(24)	1485	Covered
/top/DUT_1/checker1_inst/cover_MISO_prop	wrapper_sva	Verilog	SVA	Wrapper_SVA.sv(25)	187	Covered
/top/DUT_1/checker1_inst/rst_cover	wrapper_sva	Verilog	SVA	Wrapper_SVA.sv(12)	7	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 14

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression
▲ uvm_pk:@uvm_reg_map:do_write@#215181159#1731#mmed_1735	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert{(\$cast(seq,o))}
▲ uvm_pk:@uvm_reg_map:do_read@#215181159#1731#mmed_1775	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert{(\$cast(seq,o))}
▲ uvm_pk:@uvm_seq_item:Write_seqnbody@#ubk:#179112213#25#mmed_35	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert{(\$randomize({}))}
▲ uvm_pk:@uvm_seq_item:Read_seqnbody@#ubk:#179112213#25#mmed_35	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert{(\$randomize({}))}
▲ uvm_pk:@uvm_seq_item:Write_seqnbody@#ubk:#2345829#24#mmed_30	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert{(\$randomize({}))}
▲ uvm_pk:@uvm_seq_item:Read_seqnbody@#ubk:#2345829#24#mmed_30	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert{(\$randomize({}))}
▲ □@#(DUT_1.RAM_INSTANCE)checker3_inst/rst_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) (~rst_n) ==>(~tx_valid)}
▲ □@#(DUT_1.RAM_INSTANCE)checker3_inst/tv_valid_1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.RAM_INSTANCE)checker3_inst/tv_valid_2_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((dc)}
▲ □@#(DUT_1.RAM_INSTANCE)checker3_inst/write_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cx)}
▲ □@#(DUT_1.RAM_INSTANCE)checker3_inst/read_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((rx)}
▲ □@#(DUT_1.SLAVE_INSTANCE)trans1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.SLAVE_INSTANCE)trans2_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cs)}
▲ □@#(DUT_1.SLAVE_INSTANCE)trans3_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.SLAVE_INSTANCE)trans4_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.SLAVE_INSTANCE)trans5_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.SLAVE_INSTANCE)checker2_inst/st_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) (~rst_n) ==>(~tx_valid)}
▲ □@#(DUT_1.SLAVE_INSTANCE)checker2_inst/tv_valid_1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.SLAVE_INSTANCE)checker1_inst/rst_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) (~rst_n) ==>~txSO)}
▲ □@#(DUT_1.SLAVE_INSTANCE)checker1_inst/tv_valid_1_assert	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((cc)}
▲ □@#(DUT_1.SLAVE_INSTANCE)checker1_inst/cover_MISO_prop	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert{(@(posedge clk) disable iff (~rst_n))((fe)}

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmpt %	Cmpt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
▲ /top/DUT_1/RAM_instance/checker3_inst/st_cover	SVA	✓	Off	7	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/RAM_instance/checker3_inst/tv_valid_1_cover	SVA	✓	Off	2335	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/RAM_instance/checker3_inst/tv_valid_2_cover	SVA	✓	Off	64	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/RAM_instance/checker3_inst/write_cover	SVA	✓	Off	106	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/RAM_instance/checker3_inst/read_cover	SVA	✓	Off	289	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/trans1_cover	SVA	✓	Off	187	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/trans2_cover	SVA	✓	Off	186	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/trans3_cover	SVA	✓	Off	98	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/trans4_cover	SVA	✓	Off	19	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/trans5_cover	SVA	✓	Off	63	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/checker2_inst/st_cover	SVA	✓	Off	7	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/SLAVE_INSTANCE/checker2_inst/tv_valid_1_cover	SVA	✓	Off	1485	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/checker1_inst/cover_MISO_prop	SVA	✓	Off	187	1	Unlimited	1	100%	✓	0	0	0	0 ns	0
▲ /top/DUT_1/checker1_inst/rst_cover	SVA	✓	Off	7	1	Unlimited	1	100%	✓	0	0	0	0 ns	0

## Assertions table:

Feature	Assertion Name	Property Description
<b>Reset Assertion</b>	<code>rst_assert</code>	When reset is asserted, MISO should be low in the next cycle
<b>MISO Stability</b>	<code>MISO_prop</code>	After SS_n falls, MISO should remain stable throughout the SPI transaction until SS_n rises

---

*BY: MOHAMED NASSER*

---