

Tech & Teach

Digital Chip Design Program

RTL Design

Mohammedalnaif

Mohammedalkhalifah

Task #02

6/7 /2026


Data flow

Tech & Teach

Task #2.1

```
module comb_circuit(f, x1, x2, x3);  
input x1, x2, x3;  
output f;  
assign f = (x1 & x2) | (~x2 & x3);  
  
endmodule
```

Task #2.2



Task #2.3

```
module four_bit_compaator(AeqB, AltB, AgtB, a, b);  
input [3:0] a,b;  
output AeqB, AltB, AgtB;  
assign AeqB = (A == B)? 1 : 0;  
assign AltB = (A < B)? 1 : 0;  
assign AgtB = (A > B)? 1 : 0;  
  
endmodule
```

Work distribution

Section	Abdulmalek	Omar	Khaled
Report	✓		
Task n.x		✓	
Task n.x+1			✓