STM32 Blue Pill Drivers Generated on Fri Jun 30 2023 13:09:10 for STM32 Blue Pill Drivers by Doxygen 1.9.5 Fri Jun 30 2023 13:09:10

1 STM32 Blue Pill Drivers	1
2 Testing applications	3
2.1 ## Applications list	3
2.2 ### List	3
3 Module Index	5
3.1 Modules	5
4 Data Structure Index	7
4.1 Data Structures	7
5 File Index	9
5.1 File List	9
6 Module Documentation	11
6.1 Bit Manipulation Math Macros	. 11
6.1.1 Detailed Description	. 11
6.1.2 Macro Definition Documentation	. 11
6.1.2.1 SET_BIT	. 11
6.1.2.2 CLEAR BIT	12
6.1.2.3 TOGGLE_BIT	12
6.1.2.4 GET_BIT	12
6.2 Compiler standard macros	13
6.2.1 Detailed Description	
6.2.2 Macro Definition Documentation	
6.2.2.1 CONST	13
6.2.2.2 STATIC	
6.2.2.3 VOLATILE	14
6.2.2.4 P2VAR	
6.2.2.5 P2CONST	14
6.2.2.6 CONSTP2VAR	
6.2.2.7 CONSTP2CONST	
6.2.2.8 P2FUNC	
6.3 Hardware registers macro-functions	
6.3.1 Detailed Description	
6.3.2 Macro Definition Documentation	
6.3.2.1 REGISTER ADDRESS	
6.3.2.2 REGISTER	
6.3.2.3 REGISTER U8	
6.3.2.4 REGISTER U16	
6.3.2.5 REGISTER_U32	
6.4 Standard Library	_
6.4.1 Detailed Description	
S Dotained Docomption	. 13

6.5 Standard data types	19
6.5.1 Detailed Description	20
6.5.2 Typedef Documentation	20
6.5.2.1 t_bool	20
6.5.2.2 t_u8	20
6.5.2.3 t_s8	20
6.5.2.4 t_c8	20
6.5.2.5 t_u16	21
6.5.2.6 t_s16	21
6.5.2.7 t_u32	21
6.5.2.8 t_s32	21
6.5.2.9 t_u64	21
6.5.2.10 t_s64	22
6.5.2.11 t_fl32	22
6.5.2.12 t_fl64	22
6.6 Standard values	22
6.6.1 Detailed Description	22
6.6.2 Macro Definition Documentation	23
6.6.2.1 TRUE	23
6.6.2.2 FALSE	23
6.6.2.3 NULL	23
6.7 GPIO Module	23
6.7.1 Detailed Description	24
6.7.2 Macro Definition Documentation	25
6.7.2.1 DEFAULT_PIN_INPUT_TYPE	25
6.7.2.2 DEFAULT_PIN_OUTPUT_TYPE	25
6.7.3 Enumeration Type Documentation	25
6.7.3.1 t_GPIO_Ports	25
6.7.3.2 t_GPIO_Pins	26
6.7.3.3 t_GPIO_Direction	27
6.7.3.4 t_GPIO_Output_Type	27
6.7.3.5 t_GPIO_Input_Type	27
6.7.3.6 t_GPIO_Value	28
6.7.4 Function Documentation	28
6.7.4.1 GPIO_vSetPinDirection()	28
6.7.4.2 GPIO_vSetPinInputType()	29
6.7.4.3 GPIO_vSetPinOutputType()	30
6.7.4.4 GPIO_vSetPinValue()	31
6.7.4.5 GPIO_tGetPinValue()	32
6.8 GPIO Registers	32
6.8.1 Detailed Description	33
6.9 GPIO Addresses	33

6.9.1 Detailed Description	34
6.9.2 Macro Definition Documentation	34
6.9.2.1 BASE_ADDRESS_PORT_A	34
6.9.2.2 GPIO_A	34
6.9.2.3 BASE_ADDRESS_PORT_B	34
6.9.2.4 GPIO_B	34
6.9.2.5 BASE_ADDRESS_PORT_C	35
6.9.2.6 GPIO_C	35
6.9.2.7 BASE_ADDRESS_PORT_D	35
6.9.2.8 GPIO_D	35
6.9.2.9 BASE_ADDRESS_PORT_E	35
6.9.2.10 GPIO_E	36
6.9.2.11 BASE_ADDRESS_PORT_F	36
6.9.2.12 GPIO_F	36
6.9.2.13 BASE_ADDRESS_PORT_G	36
6.9.2.14 GPIO_G	36
6.10 GPIO Pins Constants	37
6.10.1 Detailed Description	37
6.10.2 Macro Definition Documentation	37
6.10.2.1 PIN_SHIFT_VALUE	37
6.10.2.2 PIN_RESET_MASK_VALUE	38
6.10.2.3 PIN_RESET_CONFIGURATION_MASK_VALUE	38
6.10.2.4 PIN_RESET_ODR_MASK_VALUE	38
6.10.2.5 PIN_CONFIGURATION_BITS_SHIFT_VALUE	38
6.10.2.6 PIN_RESET_SHIFT_VALUE	38
6.10.2.7 PIN_RESET_MASK	38
6.10.2.8 PIN_RESET_CONFIGURATIONS_MASK	39
6.10.2.9 PIN_RESET_ODR_MASK	39
6.11 MCAL Peripherals	39
6.11.1 Detailed Description	40
6.12 RCC Configuration	40
6.12.1 Detailed Description	40
6.12.2 Macro Definition Documentation	41
6.12.2.1 RCC_PLL_SRC	41
6.12.2.2 RCC_PLL_MUL	41
6.12.2.3 RCC_PLL_HSE_DIVIDE_BY_2	41
6.12.2.4 RCC_SYSTEM_CLOCK_SOURCE	42
6.12.2.5 RCC_MCO_SOURCE	42
6.12.2.6 RCC_ADC_PRESCALER	42
6.12.2.7 RCC_AHB_PRESCALER	43
6.12.2.8 RCC_APB1_PRESCALER	43
6.12.2.9 RCC_APB2_PRESCALER	43

6.12.2.10 RCC_USB_PRESCALER	44
6.12.2.11 RCC_ENABLE_CSS	44
6.13 RCC Interface Options	44
6.13.1 Detailed Description	46
6.13.2 Enumeration Type Documentation	46
6.13.2.1 RCC_PLLMulFactors	46
6.13.2.2 RCC_AHBPrescaler	47
6.13.2.3 RCC_APBPrescaler	47
6.13.2.4 RCC_ADCPrescaler	48
6.13.2.5 RCC_SystemClock	48
6.13.2.6 RCC_PLLSource	49
6.13.2.7 RCC_MCOSources	49
6.13.2.8 RCC_USBPrescaler	50
6.13.2.9 t_RCC_APB2Peripherals	50
6.13.2.10 t_RCC_APB1Peripherals	51
6.13.2.11 t_RCC_AHBPeripherals	52
6.14 RCC exported functions	52
6.14.1 Detailed Description	53
6.14.2 Function Documentation	53
6.14.2.1 RCC_vInit()	53
6.14.2.2 RCC_vEnablePeripheralABP2()	53
6.14.2.3 RCC_vDisablePeripheralABP2()	54
6.14.2.4 RCC_vEnablePeripheralABP1()	54
6.14.2.5 RCC_vDisablePeripheralABP1()	55
6.14.2.6 RCC_vEnablePeripheralAHB()	55
6.14.2.7 RCC_vDisablePeripheralAHB()	55
6.15 RCC Module	56
6.15.1 Detailed Description	56
6.16 RCC Registers	56
6.16.1 Detailed Description	57
6.17 RCC Addresses	57
6.17.1 Detailed Description	57
6.17.2 Macro Definition Documentation	58
6.17.2.1 RCC_BASE_ADDRESS	58
6.17.2.2 RCC	58
6.17.2.3 RCC_SET_REGISTER_BIT_STATUS	58
6.18 Testing Applications	58
6.18.1 Detailed Description	59
6.18.2 Function Documentation	59
6.18.2.1 vAPPS_main()	59
6.18.2.2 vTestApp_TestingGPIO_main()	60
6.19 Shared library	60

6.19.1 Detailed Description	60
6.19.2 Macro Definition Documentation	61
6.19.2.1 SET_REGISTER_BIT_STATUS	61
7 Data Structure Documentation	63
7.1 t_GPIOx_RegisterMap Struct Reference	63
7.1.1 Detailed Description	63
7.1.2 Field Documentation	63
7.1.2.1 CRL	64
7.1.2.2 CRH	64
7.1.2.3 IDR	64
7.1.2.4 ODR	64
7.1.2.5 BSRR	64
7.1.2.6 BRR	65
7.2 t_RCC_AHBENR Struct Reference	65
7.2.1 Detailed Description	65
7.2.2 Field Documentation	65
7.2.2.1 DMA1EN	65
7.2.2.2 DMA2EN	66
7.2.2.3pad0	66
7.2.2.4 CRCEN	66
7.2.2.5pad1	66
7.3 t_RCC_APB1ENR Struct Reference	66
7.3.1 Detailed Description	68
7.3.2 Field Documentation	68
7.3.2.1 TIM2EN	68
7.3.2.2 TIM3EN	68
7.3.2.3 TIM4EN	68
7.3.2.4 TIM5EN	68
7.3.2.5 TIM6EN	68
7.3.2.6 TIM7EN	69
7.3.2.7pad0	69
7.3.2.8 WWDGEN	69
7.3.2.9pad1	69
7.3.2.10 SPI2EN	69
7.3.2.11 SPI3EN	70
7.3.2.12pad2	70
7.3.2.13 USART2EN	70
7.3.2.14 USART3EN	70
7.3.2.15 UART4EN	70
7.3.2.16 UART5EN	70
7.3.2.17 I2C1EN	71

7.3.2.18 I2C2EN	71
7.3.2.19 USBEN	71
7.3.2.20pad3	71
7.3.2.21 CANEN	71
7.3.2.22pad4	72
7.3.2.23 BKPEN	72
7.3.2.24 PWREN	72
7.3.2.25 DACEN	72
7.3.2.26pad5	72
7.4 t_RCC_APB1RSTR Struct Reference	73
7.4.1 Detailed Description	74
7.4.2 Field Documentation	74
7.4.2.1 TIM2RST	74
7.4.2.2 TIM3RST	74
7.4.2.3 TIM4RST	74
7.4.2.4 TIM5RST	75
7.4.2.5 TIM6RST	75
7.4.2.6 TIM7RST	75
7.4.2.7pad0	75
7.4.2.8 WWDGRST	75
7.4.2.9pad1	76
7.4.2.10 SPI2RST	76
7.4.2.11 SPI3RST	76
7.4.2.12pad2	76
7.4.2.13 USART2RST	76
7.4.2.14 USART3RST	77
7.4.2.15 UART4RST	77
7.4.2.16 UART5RST	77
7.4.2.17 I2C1RST	77
7.4.2.18 I2C2RST	77
7.4.2.19 USBRST	77
7.4.2.20pad3	78
7.4.2.21 CANRST	78
7.4.2.22pad4	78
7.4.2.23 BKPRST	78
7.4.2.24 PWRRST	78
7.4.2.25 DACRST	79
7.4.2.26pad5	79
7.5 t_RCC_APB2ENR Struct Reference	79
7.5.1 Detailed Description	80
7.5.2 Field Documentation	80
7.5.2.1 AFIOFN	80

7.5.2.2pad0	80
7.5.2.3 IOPAEN	81
7.5.2.4 IOPBEN	81
7.5.2.5 IOPCEN	81
7.5.2.6 IOPDEN	81
7.5.2.7 IOPEEN	81
7.5.2.8 IOPFEN	81
7.5.2.9 IOPGEN	82
7.5.2.10 ADC1EN	82
7.5.2.11 ADC2EN	82
7.5.2.12 TIM1EN	82
7.5.2.13 SPI1EN	82
7.5.2.14pad1	82
7.5.2.15 USART1EN	83
7.5.2.16 ADC3EN	83
7.5.2.17pad2	83
7.6 t_RCC_APB2RSTR Struct Reference	83
7.6.1 Detailed Description	84
7.6.2 Field Documentation	84
7.6.2.1 AFIORST	
7.6.2.2pad0	85
7.6.2.3 IOPARST	85
7.6.2.4 IOPBRST	85
7.6.2.5 IOPCRST	85
7.6.2.6 IOPDRST	85
7.6.2.7 IOPERST	86
7.6.2.8 IOPFRST	86
7.6.2.9 IOPGRST	86
7.6.2.10 ADC1RST	86
7.6.2.11 ADC2RST	86
7.6.2.12 TIM1RST	86
7.6.2.13 SPI1RST	
7.6.2.14pad1	87
7.6.2.15 USART1RST	87
7.6.2.16 ADC3RST	87
7.6.2.17pad2	87
7.7 t_RCC_BDCR Struct Reference	88
7.7.1 Detailed Description	88
7.7.2 Field Documentation	
7.7.2.1 LSEON	
7.7.2.2 LSERDY	89
7.7.2.3 LSEBYP	89

7.7.2.4pad0	 	89
7.7.2.5 RTCSEL	 	89
7.7.2.6pad1	 	89
7.7.2.7 RTCEN	 	90
7.7.2.8 BDRST	 	90
7.7.2.9pad2		90
7.8 t_RCC_CFGR Struct Reference	 	90
7.8.1 Detailed Description	 	91
7.8.2 Field Documentation		91
7.8.2.1 SW	 	
7.8.2.2 SWS	 	
7.8.2.3 HPRE		
7.8.2.4 PPRE1		
7.8.2.5 PPRE2		_
7.8.2.6 ADCPRE		
7.8.2.7 PLLSRC		
7.8.2.8 PLLXTPRE		93
7.8.2.9 PLLMUL		
7.8.2.10 USBPRE		
7.8.2.11pad0		
7.8.2.12 MCO		
7.8.2.13pad1		
7.9 t_RCC_CIR Struct Reference		
7.9.1 Detailed Description		
7.9.2 Field Documentation		
7.9.2.1 LSIRDYF		96
7.9.2.2 LSERDYF		96
7.9.2.3 HSIRDYF		
7.9.2.4 HSERDYF		
7.9.2.5 PLLRDYF		
7.9.2.6pad0		
7.9.2.8 LSIRDYIE		
7.9.2.9 LSERDYIE		
7.9.2.10 HSIRDYIE		
7.9.2.11 HSERDYIE		
7.9.2.12 PLLRDYIE		
7.9.2.13 pad1		
7.9.2.14 LSIRDYC		
7.9.2.14 LSIRDYC		
7.9.2.16 HSIRDYC		
7.9.2.17 HSERDYC		

7.9.2.18 PLLRDYC	9
7.9.2.19pad2	9
7.9.2.20 CSSC	0
7.9.2.21pad3	0
7.10 t_RCC_CR Struct Reference	0
7.10.1 Detailed Description)1
7.10.2 Field Documentation)1
7.10.2.1 HSION	1
7.10.2.2 HSIRDY	1
7.10.2.3pad0)1
7.10.2.4 HSITRIM)2
7.10.2.5 HSICAL)2
7.10.2.6 HSEON)2
7.10.2.7 HSERDY)2
7.10.2.8 HSEBYP)3
7.10.2.9 CSSON)3
7.10.2.10pad1 10)3
7.10.2.11 PLLON)3
7.10.2.12 PLLRDY)3
7.10.2.13pad2 10)4
7.11 t_RCC_CSR Struct Reference)4
7.11.1 Detailed Description)5
7.11.2 Field Documentation)5
7.11.2.1 LSION)5
7.11.2.2 LSIRDY)5
7.11.2.3pad0)5
7.11.2.4 RMVF)5
7.11.2.5pad1)6
7.11.2.6 PINRSTF)6
7.11.2.7 PORRSTF)6
7.11.2.8 SFTRSTF)6
7.11.2.9 IWDGRSTF)7
7.11.2.10 WWDGRSTF)7
7.11.2.11 LPWRRSTF)7
7.12 t_RCC_RegisterMap Struct Reference)7
7.12.1 Detailed Description	8(
7.12.2 Field Documentation	8(
7.12.2.1 CR	8(
7.12.2.2 CFGR	8(
7.12.2.3 CIR	19
7.12.2.4 APB2RSTR	19
7.12.2.5 APB1RSTR)9

	7.12.2.6 AHBENR	109
	7.12.2.7 APB2ENR	109
	7.12.2.8 APB1ENR	109
	7.12.2.9 BDCR	109
	7.12.2.10 CSR	109
8 I	File Documentation	111
	8.1 APPS/APPS_main.c File Reference	111
	8.1.1 Detailed Description	111
	8.1.2 Macro Definition Documentation	112
	8.1.2.1 TESTING_APPLICATION_MAIN_FUNC	112
	8.1.2.2 TestingGPIO	112
	8.2 APPS/APPS_main.h File Reference	112
	8.2.1 Detailed Description	112
	8.3 /github/workspace/README.md File Reference	113
	8.4 APPS/README.md File Reference	113
	8.5 APPS/TestingGPIO/TestApp_TestingGPIO_main.c File Reference	113
	8.5.1 Detailed Description	113
	8.6 APPS/TestingGPIO/TestApp_TestingGPIO_main.h File Reference	113
	8.6.1 Detailed Description	114
	8.7 LIB/LSTD_BITMATH.h File Reference	114
	8.7.1 Detailed Description	114
	8.8 LIB/LSTD_COMPILER.h File Reference	115
	8.8.1 Detailed Description	115
	8.9 LIB/LSTD_HW_REGS.h File Reference	115
	8.9.1 Detailed Description	116
	8.10 LIB/LSTD_SHARED.h File Reference	116
	8.10.1 Detailed Description	117
	8.11 LIB/LSTD_TYPES.h File Reference	117
	8.11.1 Detailed Description	118
	8.12 LIB/LSTD_VALUES.h File Reference	118
	8.12.1 Detailed Description	118
	8.13 MCAL/GPIO/GPIO_config.h File Reference	119
	8.13.1 Detailed Description	119
	8.14 MCAL/GPIO/GPIO_interface.h File Reference	119
	8.14.1 Detailed Description	120
	8.15 MCAL/GPIO/GPIO_private.h File Reference	121
	8.15.1 Detailed Description	122
	8.16 MCAL/GPIO/GPIO_program.c File Reference	122
	8.16.1 Detailed Description	123
	8.16.2 Macro Definition Documentation	123
	8.16.2.1 IS_PIN_IN_LOW_REGISTER	123

8.16.3 Function Documentation	124
8.16.3.1 GPIO_vGetPortAddress()	124
8.16.3.2 GPIO_vGetPinSpan()	125
8.16.3.3 GPIO_vSetPinInputTypePullUpDown()	125
8.17 MCAL/index.h File Reference	126
8.18 MCAL/RCC/RCC_config.h File Reference	126
8.18.1 Detailed Description	127
8.19 MCAL/RCC/RCC_interface.h File Reference	127
8.19.1 Detailed Description	129
8.20 MCAL/RCC/RCC_private.h File Reference	129
8.21 MCAL/RCC/RCC_program.c File Reference	129
8.21.1 Detailed Description	130
8.21.2 Function Documentation	131
8.21.2.1 RCC_vInitHSEClock()	131
8.21.2.2 RCC_vInitHSIClock()	131
8.21.2.3 RCC_vInitPLL()	132
8.21.2.4 RCC_vInitSystemClock()	132
8.21.2.5 RCC_vInitMCO()	133
8.21.2.6 RCC_vSetAPB2PeripheralClockStatus()	133
8.21.2.7 RCC_vSetAPB1PeripheralClockStatus()	134
8.21.2.8 RCC_vSetAHBPeripheralClockStatus()	135
8.21.2.9 RCC_vSetADCPreScaler()	136
8.21.2.10 RCC_vSetUSBPrescaler()	136
8.21.2.11 RCC_vSetAHBPrescaler()	137
8.21.2.12 RCC_vSetAPB1Prescaler()	137
8.21.2.13 RCC_vSetAPB2Prescaler()	137
8.22 main.c File Reference	138
8.22.1 Function Documentation	138
8.22.1.1 main()	138
Index	139

STM32 Blue Pill Drivers

Drivers that could be used to interface and interact with STM32F103C8T6 Microcontroller

View the PDF documentation here

2 STM32 Blue Pill Drivers

Testing applications

These testing applications to test most of the drivers' functionalities and make sure they do what they intend to do.

Applications list 2.1

Below is the applications list and will follow this template of describing each application.

Name: <Application name> Description: <Application description> Activision Macro: <Application macro name>

Testing application's directory has the following structure:

- APPS_main.h APPS_main.c
- <Application name>/

 - TestApp_<Application name>_main.h TestApp_<Application name>_main.c

2.2 ### List

Name: TestingGPIO Description: This application tests the GPIO driver. Activision Macro: TestingGPIO

4	Testing applications

Module Index

3.1 Modules

Here is a list of all modules:

Standard Library	8
Bit Manipulation Math Macros	1
Compiler standard macros	3
Hardware registers macro-functions	5
Standard data types	9
Standard values	2
Shared library	0
MCAL Peripherals	9
GPIO Module	3
GPIO Registers	2
GPIO Addresses	3
GPIO Pins Constants	7
RCC Module	6
RCC Configuration	0
RCC Interface Options	4
RCC exported functions	2
RCC Registers	6
RCC Addresses	7
Testing Applications	Ω

6 **Module Index**

Data Structure Index

4.1 Data Structures

Here are the data structures with brief descriptions:

t_GPIOx_RegisterMap	
GPIO Register Map	3
t_RCC_AHBENR	
RCC AHB peripheral clock register	35
t_RCC_APB1ENR	
RCC APB1 peripheral clock enable register	6
t_RCC_APB1RSTR	
RCC APB1 peripheral reset register	′3
t_RCC_APB2ENR	
RCC APB2 peripheral clock enable register	'9
t_RCC_APB2RSTR	
RCC APB2 peripheral reset register	3
t_RCC_BDCR	
RCC Backup domain control register	38
t_RCC_CFGR	
RCC clock configuration register	10
t_RCC_CIR	
RCC clock interrupt register	14
t_RCC_CR	
RCC clock control register	0
t_RCC_CSR	
RCC Control/status register)4
t_RCC_RegisterMap	_
RCC Register Map) [

8 **Data Structure Index**

File Index

5.1 File List

Here is a list of all files with brief descriptions:

main.c	138
APPS/APPS_main.c	
This file contains the implementation of the main function that is responsible for running the	
applications	111
APPS/APPS_main.h	
This file contains the prototypes of the main function of the testing applications	112
APPS/TestingGPIO/TestApp_TestingGPIO_main.c	
This file contains the main implementation for the TestApp_TestingGPIO application	113
APPS/TestingGPIO/TestApp_TestingGPIO_main.h	
This file contains the main header file for the TestApp_TestingGPIO application	113
LIB/LSTD_BITMATH.h	
This file contains the bit math manipulation macro-functions	114
LIB/LSTD_COMPILER.h	
This file contains the compiler standard macros	115
LIB/LSTD_HW_REGS.h	
This file contains the hardware registers macro-functions for memory addresses mapping and	
accessing	115
LIB/LSTD_SHARED.h	
Shared library for all the standard types	116
LIB/LSTD_TYPES.h	
This file contains the standard data types	117
LIB/LSTD_VALUES.h	
This file contains the standard values	118
MCAL/index.h	126
MCAL/GPIO/GPIO_config.h	
This file contains the configuration parameters for the GPIO module	119
MCAL/GPIO/GPIO_interface.h	
This file is the interface file for the GPIO module	119
MCAL/GPIO/GPIO_private.h	
This file contains the private macros and registers for the GPIO module	121
MCAL/GPIO/GPIO_program.c	
This file contains the implementation for the GPIO module	122
MCAL/RCC/RCC_config.h	40-
This file contains the configuration parameters for the RCC module	126
MCAL/RCC/RCC_interface.h	
This file is the interface file for the RCC module	127

10 File Index

MCAL/RCC/RCC_private.h	
This file contains the private macros and registers for the RCC module	129
MCAL/RCC/RCC_program.c	
This file contains the implementation for the RCC module	129

Module Documentation

6.1 Bit Manipulation Math Macros

This module contains the bit math manipulation macro-functions.

Collaboration diagram for Bit Manipulation Math Macros:

Macros

```
#define SET_BIT(REG, BITNUM) (REG) |= (1 << (BITNUM))

Set a certain bit's value.</li>
#define CLEAR_BIT(REG, BITNUM) (REG) &= ~(1 << (BITNUM))

Clear a certain bit's value to.</li>
#define TOGGLE_BIT(REG, BITNUM) (REG) ^= (1 << (BITNUM))

Toggle a bit to 0 if it's 1, 1 otherwise.</li>
#define GET_BIT(REG, BITNUM) (((REG) >> (BITNUM)) & 1)

Return the value of the bit whether it's 1 or 0
```

6.1.1 Detailed Description

This module contains the bit math manipulation macro-functions.

6.1.2 Macro Definition Documentation

6.1.2.1 SET_BIT

Set a certain bit's value.

Parameters

	in	REG	The register to set its bit
ſ	in	BITNUM	The bit number to set

6.1.2.2 CLEAR_BIT

```
#define CLEAR_BIT(  REG, \\ BITNUM ) \ (REG) \ \&= \sim (1 << \ (BITNUM))  #include <LIB/LSTD_BITMATH.h>
```

Clear a certain bit's value to.

Parameters

in	REG	The register to clear its bit
in	BITNUM	The bit number to clear

6.1.2.3 TOGGLE_BIT

Toggle a bit to 0 if it's 1, 1 otherwise.

Parameters

Ī	in	REG	The register to toggle its bit
ſ	in	BITNUM	The bit number to toggle

6.1.2.4 GET_BIT

Return the value of the bit whether it's 1 or 0

Parameters

in	REG	The register to get its bit
in	BITNUM	The bit number to get

6.2 Compiler standard macros

This file contains the compiler standard macros.

Collaboration diagram for Compiler standard macros:

Macros

• #define CONST const

Declare a standard constant variable with the specified type.

#define STATIC static

Declare a standard static variable/function.

• #define VOLATILE volatile

Declare a standard volatile variable.

• #define P2VAR(ptrtype) ptrtype *

Declare a pointer-to-variable with the specified type.

#define P2CONST(ptrtype) CONST ptrtype *

Declare a constant pointer-to-variable with the specified type.

• #define CONSTP2VAR(ptrtype) ptrtype *CONST

Declare a pointer-to-variable constant with the specified type.

#define CONSTP2CONST(ptrtype) CONST ptrtype *CONST

Declare a constant pointer-to-variable constant with the specified type.

• #define P2FUNC(rettype, fctname) rettype(*fctname)

Declare a pointer-to-function with the specified return type.

6.2.1 Detailed Description

This file contains the compiler standard macros.

6.2.2 Macro Definition Documentation

6.2.2.1 CONST

```
#define CONST const
#include <LIB/LSTD_COMPILER.h>
```

Declare a standard constant variable with the specified type.

6.2.2.2 STATIC

```
#define STATIC static

#include <LIB/LSTD_COMPILER.h>
```

Declare a standard static variable/function.

6.2.2.3 VOLATILE

```
#define VOLATILE volatile
#include <LIB/LSTD_COMPILER.h>
```

Declare a standard volatile variable.

6.2.2.4 P2VAR

Declare a pointer-to-variable with the specified type.

Parameters

in ptrt	De The type of the pointer
---------	----------------------------

6.2.2.5 P2CONST

Declare a constant pointer-to-variable with the specified type.

Parameters

in	ptrtype	The type of the pointer

6.2.2.6 CONSTP2VAR

Declare a pointer-to-variable constant with the specified type.

Parameters

in ptrtype The type of the pointer

6.2.2.7 CONSTP2CONST

Declare a constant pointer-to-variable constant with the specified type.

Parameters

in ptrtype The type of the pointer
--

6.2.2.8 P2FUNC

Declare a pointer-to-function with the specified return type.

Parameters

in	rettype	The return type of the function
in	fctname	The name of the function

6.3 Hardware registers macro-functions

These macro-functions help in mapping and accessing the hardware registers.

Collaboration diagram for Hardware registers macro-functions:

Macros

• #define REGISTER_ADDRESS(ADDRESS, OFFSET) ((ADDRESS) + (OFFSET))

Placeholder for declaring a register address.

#define REGISTER(REG_TYPE, ADDRESS) (*(VOLATILE P2VAR(REG_TYPE))(ADDRESS))

Map to a certain register by its address in the memory.

• #define REGISTER_U8(ADDRESS) REGISTER(t_u8, ADDRESS)

Map to a certain register by its 8-bit address in the memory (used for 8-bit registers)

#define REGISTER_U16(ADDRESS) REGISTER(t_u16, ADDRESS)

Map to a certain register by its 16-bit address in the memory (used for 16-bit registers)

• #define REGISTER_U32(ADDRESS) REGISTER(t_u32, ADDRESS)

Map to a certain register by its 32-bit address in the memory (used for 32-bit registers)

6.3.1 Detailed Description

These macro-functions help in mapping and accessing the hardware registers.

6.3.2 Macro Definition Documentation

6.3.2.1 REGISTER_ADDRESS

Placeholder for declaring a register address.

Parameters

in	ADDRESS	The address of the register
in	OFFSET	The offset of the register

Returns

The final address of the register

6.3.2.2 REGISTER

Map to a certain register by its address in the memory.

Parameters

in	ADDRESS	The address of the register
in	REG_TYPE	The type of the register

Note

REG_TYPE can be a standard type (e.g. t_u8, t_u16, t_u32, ...) or a user-defined type

Returns

The value of the register

See also

Standard data types

6.3.2.3 REGISTER_U8

Map to a certain register by its 8-bit address in the memory (used for 8-bit registers)

Parameters

in	ADDRESS	The address of the register

Returns

The value of the register

6.3.2.4 REGISTER_U16

Map to a certain register by its 16-bit address in the memory (used for 16-bit registers)

Parameters

in	ADDRESS	The address of the register
----	---------	-----------------------------

Returns

The value of the register

6.3.2.5 REGISTER U32

Map to a certain register by its 32-bit address in the memory (used for 32-bit registers)

Parameters

	in	ADDRESS	The address of the register
--	----	---------	-----------------------------

Returns

The value of the register

6.4 Standard Library

This module contains the standard library-related macros, types, and functions.

Collaboration diagram for Standard Library:

Modules

• Bit Manipulation Math Macros

This module contains the bit math manipulation macro-functions.

· Compiler standard macros

This file contains the compiler standard macros.

· Hardware registers macro-functions

These macro-functions help in mapping and accessing the hardware registers.

Standard data types

This module contains the standard data types.

· Standard values

This module contains the standard values.

Shared library

This library contains the shared macros and functions for all the standard types.

6.4.1 Detailed Description

This module contains the standard library-related macros, types, and functions.

6.5 Standard data types

This module contains the standard data types.

Collaboration diagram for Standard data types:

Typedefs

typedef unsigned char t_bool

Type definition for boolean.

• typedef unsigned char t_u8

Type definition for 8-bit unsigned INT.

• typedef signed char t s8

Type definition for 8-bit signed INT.

typedef unsigned char t_c8

Type definition for 8-bit char.

typedef unsigned short int t_u16

Type definition for 16-bit unsigned int.

typedef signed short int t_s16

Type definition for 16-bit signed INT.

typedef unsigned int t_u32

Type definition for 32-bit unsigned int.

typedef signed int t_s32

Type definition for 32-bit signed INT.

• typedef unsigned long int t_u64

Type definition for 64-bit unsigned int.

• typedef signed long int t_s64

Type definition for 64-bit signed int.

typedef float t_fl32

Type definition for 32-bit float.

typedef double t_fl64

Type definition for 64-bit float.

6.5.1 Detailed Description

This module contains the standard data types.

6.5.2 Typedef Documentation

6.5.2.1 t_bool

```
t_bool
#include <LIB/LSTD_TYPES.h>
```

Type definition for boolean.

6.5.2.2 t_u8

```
t_u8
#include <LIB/LSTD_TYPES.h>
```

Type definition for 8-bit unsigned INT.

```
6.5.2.3 t_s8
```

```
t_s8
#include <LIB/LSTD_TYPES.h>
```

Type definition for 8-bit signed INT.

6.5.2.4 t_c8

```
t_c8
#include <LIB/LSTD_TYPES.h>
```

Type definition for 8-bit char.

6.5.2.5 t_u16

```
t_u16
#include <LIB/LSTD_TYPES.h>
```

Type definition for 16-bit unsigned int.

6.5.2.6 t_s16

```
t_s16
#include <LIB/LSTD_TYPES.h>
```

Type definition for 16-bit signed INT.

6.5.2.7 t_u32

```
t_u32
#include <LIB/LSTD_TYPES.h>
```

Type definition for 32-bit unsigned int.

6.5.2.8 t_s32

```
t_s32
#include <LIB/LSTD_TYPES.h>
Type definition for 32-bit signed INT.
```

6.5.2.9 t_u64

```
t_u64
#include <LIB/LSTD_TYPES.h>
Type definition for 64-bit unsigned int.
```

6.5.2.10 t_s64

```
t_s64
#include <LIB/LSTD_TYPES.h>
```

Type definition for 64-bit signed int.

6.5.2.11 t_fl32

```
t_f132
#include <LIB/LSTD_TYPES.h>
```

Type definition for 32-bit float.

6.5.2.12 t_fl64

```
t_f164
#include <LIB/LSTD_TYPES.h>
```

Type definition for 64-bit float.

6.6 Standard values

This module contains the standard values.

Collaboration diagram for Standard values:

Macros

```
    #define TRUE ((t_bool)1)
        Type definition for TRUE.
    #define FALSE ((t_bool)0)
        Type definition for FALSE.
    #define NULL ((P2VAR(void))0)
        Type definition for NULL.
```

6.6.1 Detailed Description

This module contains the standard values.

6.7 GPIO Module 23

6.6.2 Macro Definition Documentation

6.6.2.1 TRUE

```
#define TRUE ((t_bool)1)
#include <LIB/LSTD_VALUES.h>
```

Type definition for TRUE.

6.6.2.2 FALSE

```
#define FALSE ((t_bool)0)
#include <LIB/LSTD_VALUES.h>
```

Type definition for FALSE.

6.6.2.3 NULL

```
#define NULL ((P2VAR(void))0)
#include <LIB/LSTD_VALUES.h>
```

Type definition for NULL.

6.7 GPIO Module

GPIO Module.

Collaboration diagram for GPIO Module:

Modules

• GPIO Registers

GPIO Registers.

• GPIO Addresses

GPIO Addresses.

• GPIO Pins Constants

GPIO Pins Constants.

Macros

```
    #define DEFAULT_PIN_INPUT_TYPE (GPIO_Input_Type_Pull_Down)
        The default input type for the GPIO pins.

    #define DEFAULT_PIN_OUTPUT_TYPE (GPIO_Output_Type_Push_Pull)
        The default output type for the GPIO pins.
```

Enumerations

```
• enum t GPIO Ports {
 GPIO_Ports_A = 0, GPIO_Ports_B, GPIO_Ports_C, GPIO_Ports_D,
 GPIO_Ports_E , GPIO_Ports_F , GPIO_Ports_G }
    GPIO Ports.
• enum t GPIO Pins {
 GPIO_Pins_0 = 0, GPIO_Pins_1, GPIO_Pins_2, GPIO_Pins_3,
 GPIO_Pins_4, GPIO_Pins_5, GPIO_Pins_6, GPIO_Pins_7,
 GPIO_Pins_8, GPIO_Pins_9, GPIO_Pins_10, GPIO_Pins_11,
 GPIO_Pins_12, GPIO_Pins_13, GPIO_Pins_14, GPIO_Pins_15}
    GPIO Pins.
• enum t GPIO Direction { GPIO Direction Input = 0, GPIO Direction Output 10MHz, GPIO Direction Output 2MHz
  , GPIO_Direction_Output_50MHz }
     GPIO Direction.
• enum t GPIO Output Type { GPIO Output Type Push Pull = 0 , GPIO Output Type Open Drain ,
 GPIO Output Type Alternate Push Pull, GPIO Output Type Alternate Open Drain }
     GPIO Output Type.

    enum t_GPIO_Input_Type { GPIO_Input_Type_Analog = 0 , GPIO_Input_Type_Floating , GPIO_Input_Type_Pull_Down

  , GPIO_Input_Type_Pull_Up }
     GPIO Input Type.
• enum t_GPIO_Value { GPIO_Value_Low = 0 , GPIO_Value_High }
     GPIO Pin Value.
```

Functions

- $\bullet \ \ void\ GPIO_vSetPinDirection\ (t_GPIO_Ports\ tPort,\ t_GPIO_Pins\ tPin,\ t_GPIO_Direction\ tDirection)\\$
- void GPIO_vSetPinInputType (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Input_Type tInputType)

This function is used to set the input type of a GPIO pin.

This function is used to set the direction of a GPIO pin.

void GPIO vSetPinOutputType (t GPIO Ports tPort, t GPIO Pins tPin, t GPIO Output Type tOutputType)

This function is used to set the output type of a GPIO pin.

void GPIO_vSetPinValue (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Value tValue)

This function is used to set the value of a GPIO pin.

• t GPIO Value GPIO tGetPinValue (t GPIO Ports tPort, t GPIO Pins tPin)

This function is used to get the value of a GPIO pin.

6.7.1 Detailed Description

GPIO Module.

This module contains all the APIs related to the GPIO module

6.7 GPIO Module 25

6.7.2 Macro Definition Documentation

6.7.2.1 DEFAULT_PIN_INPUT_TYPE

```
#define DEFAULT_PIN_INPUT_TYPE (GPIO_Input_Type_Pull_Down)
#include <MCAL/GPIO/GPIO_config.h>
```

The default input type for the GPIO pins.

This macro defines the default input type for the GPIO pins

6.7.2.2 DEFAULT_PIN_OUTPUT_TYPE

```
#define DEFAULT_PIN_OUTPUT_TYPE (GPIO_Output_Type_Push_Pull)
#include <MCAL/GPIO/GPIO_config.h>
```

The default output type for the GPIO pins.

This macro defines the default output type for the GPIO pins

6.7.3 Enumeration Type Documentation

6.7.3.1 t_GPIO_Ports

```
enum t_GPIO_Ports
#include <MCAL/GPIO/GPIO_interface.h>
```

This type is used to select a GPIO port

Enumerator

GPIO Ports.

	GPIO Port A.
GPIO_Ports_A	
	GPIO Port B.
GPIO_Ports_B	
	GPIO Port C.
GPIO_Ports_C	
	GPIO Port D.
GPIO_Ports_D	
	GPIO Port E.
GPIO_Ports_E	

Generated on Fri Jun 30 2023 173.00 170 16 T STM32 Blue Pill Drivers by Doxygen

GPIO_POITS_F	
	GPIO Port G.
GPIO Ports G	

```
29 {
33          GPIO_Ports_A = 0,
37          GPIO_Ports_B,
41          GPIO_Ports_D,
45          GPIO_Ports_E,
53          GPIO_Ports_E,
54          GPIO_Ports_F,
55          GPIO_Ports_G
55     } t_GPIO_Ports;
```

6.7.3.2 t_GPIO_Pins

```
enum t_GPIO_Pins
#include <MCAL/GPIO/GPIO_interface.h>
```

This type is used to select a GPIO pin

Enumerator

GPIO Pins.

GPIO_Pins_0	GPIO Pin 0.
GPIO_Pins_1	GPIO Pin 1.
GPIO_Pins_2	GPIO Pin 2.
GPIO_Pins_3	GPIO Pin 3.
GPIO_Pins_4	GPIO Pin 4.
GPIO_Pins_5	GPIO Pin 5.
GPIO_Pins_6	GPIO Pin 6.
GPIO_Pins_7	GPIO Pin 7.
GPIO_Pins_8	GPIO Pin 8.
GPIO_Pins_9	GPIO Pin 9.
GPIO_Pins_10	GPIO Pin 10.
GPIO_Pins_11	GPIO Pin 11.
GPIO_Pins_12	GPIO Pin 12.
GPIO_Pins_13	GPIO Pin 13.
GPIO_Pins_14	GPIO Pin 14.
GPIO_Pins_15	GPIO Pin 15.

```
66 {
70
          GPIO_Pins_0 = 0,
GPIO_Pins_1,
GPIO_Pins_2,
74
78
          GPIO_Pins_3,
86
          GPIO_Pins_4,
          GPIO_Pins_5,
GPIO_Pins_6,
GPIO_Pins_7,
GPIO_Pins_8,
90
94
98
102
106
            GPIO_Pins_9,
            GPIO_Pins_10,
110
            GPIO_Pins_11,
114
            GPIO_Pins_12,
GPIO_Pins_13,
GPIO_Pins_14,
118
122
126
130
            GPIO_Pins_15
131 } t_GPIO_Pins;
```

6.7 GPIO Module 27

6.7.3.3 t_GPIO_Direction

```
enum t_GPIO_Direction
#include <MCAL/GPIO/GPIO_interface.h>
```

GPIO Direction.

This type is used to select a GPIO pin direction

Enumerator

GPIO_Direction_Input	GPIO Pin Input.
GPIO_Direction_Output_10MHz	GPIO Pin Output with max speed of 10 MHz.
GPIO_Direction_Output_2MHz	GPIO Pin Output with max speed of 2 MHz.
GPIO_Direction_Output_50MHz	GPIO Pin Output with max speed of 50 MHz.

6.7.3.4 t_GPIO_Output_Type

```
enum t_GPIO_Output_Type
#include <MCAL/GPIO/GPIO_interface.h>
```

GPIO Output Type.

This type is used to select a GPIO pin output type

Enumerator

GPIO_Output_Type_Push_Pull	GPIO Pin Output Type: push-pull.
GPIO_Output_Type_Open_Drain	GPIO Pin Output Type: open-drain.
GPIO_Output_Type_Alternate_Push_Pull	GPIO Pin Output Type: alternate push-pull.
GPIO_Output_Type_Alternate_Open_Drain	GPIO Pin Output Type: alternate open-drain.

```
164 {
168          GPIO_Output_Type_Push_Pull = 0,
172          GPIO_Output_Type_Open_Drain,
176          GPIO_Output_Type_Alternate_Push_Pull,
180          GPIO_Output_Type_Alternate_Open_Drain
181    } t_GPIO_Output_Type;
```

6.7.3.5 t_GPIO_Input_Type

```
enum t_GPIO_Input_Type
```

```
#include <MCAL/GPIO/GPIO_interface.h>
```

GPIO Input Type.

This type is used to select a GPIO pin input type

Enumerator

GPIO_Input_Type_Analog	GPIO Pin Input Type: Analog.
GPIO_Input_Type_Floating	GPIO Pin Input Type: Floating.
GPIO_Input_Type_Pull_Down	GPIO Pin Input Type: Pull-Down.
GPIO_Input_Type_Pull_Up	GPIO Pin Input Type: Pull-Up.

```
189 {
193          GPIO_Input_Type_Analog = 0,
197          GPIO_Input_Type_Floating,
201          GPIO_Input_Type_Pull_Down,
205          GPIO_Input_Type_Pull_Up
206 } t_GPIO_Input_Type;
```

6.7.3.6 t_GPIO_Value

```
enum t_GPIO_Value
#include <MCAL/GPIO/GPIO_interface.h>
```

GPIO Pin Value.

This type is used to select a GPIO pin value

Enumerator

GPIO_Value_Low	GPIO Pin Value: LOW (0)
GPIO_Value_High	GPIO Pin Value: HIGH (1)

6.7.4 Function Documentation

6.7.4.1 GPIO_vSetPinDirection()

This function is used to set the direction of a GPIO pin.

This function is used to set the direction of a GPIO pin

6.7 GPIO Module 29

Parameters

in	tPort	The GPIO port
in	tPin	The GPIO pin
in	tDirection	The GPIO pin direction

See also

t_GPIO_Ports t_GPIO_Pins t_GPIO_Direction

```
104 {
        /\star Get the pin span (the number of bits to shift to reach the target pin mode and configuration
105
       bits) */
106
        t_u8 u8PinSpan = GPIO_vGetPinSpan(tPin);
107
         /\star Store the base address of the GPIO port \star/
108
        P2VAR(t_GPIOx_RegisterMap)
        pu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))NULL;
109
        /\star Store the pin mode and configuration bits of the pin \star/
110
        P2VAR (t_u32)
111
112
        pu32TargetPinModeConfig = (P2VAR(t_u32))NULL;
113
114
        /* Get the base address of the GPIO port */
        GPIO_vGetPortAddress(tPort, &pu32PortBaseAddress);
/* Get the pin mode and configuration bits of the pin */
115
116
        pu32TargetPinModeConfig = IS_PIN_IN_LOW_REGISTER(tPin) ? &pu32PortBaseAddress->CRL:
117
       &pu32PortBaseAddress->CRH;
118
        /\star Set the mode and configuration bits of the pin \star/
119
        *pu32TargetPinModeConfig = (*pu32TargetPinModeConfig & PIN_RESET_MASK(u8PinSpan)) | (tDirection «
       u8PinSpan);
120
        /* Set the pull-up/pull-down resistor */
121
        if (tDirection == GPIO_Direction_Input)
123
124
            GPIO_vSetPinInputType(tPort, tPin, DEFAULT_PIN_INPUT_TYPE);
125
        }
126
        else
127
        {
128
            GPIO_vSetPinOutputType(tPort, tPin, DEFAULT_PIN_OUTPUT_TYPE);
130 }
```

References DEFAULT_PIN_INPUT_TYPE, DEFAULT_PIN_OUTPUT_TYPE, GPIO_Direction_Input, GPIO_vGetPinSpan(), GPIO_vGetPortAddress(), GPIO_vSetPinInputType(), GPIO_vSetPinOutputType(), IS_PIN_IN_LOW_REGISTER, NULL, P2VAR, and PIN RESET MASK.

Referenced by vTestApp_TestingGPIO_main().

Here is the call graph for this function: Here is the caller graph for this function:

6.7.4.2 GPIO_vSetPinInputType()

```
void GPIO_vSetPinInputType (
             t_GPIO_Ports tPort,
             t_GPIO_Pins tPin,
             t_GPIO_Input_Type tInputType )
```

#include <MCAL/GPIO/GPIO_interface.h>

This function is used to set the input type of a GPIO pin.

This function is used to set the input type of a GPIO pin

Parameters

in	tPort	The GPIO port
in	tPin	The GPIO pin

Generated on/Fridulation 2023 13108:10 for STMR2 Files Fill Privers by Doxygen

See also

t_GPIO_Ports t_GPIO_Pins t_GPIO_Input_Type

```
133 {
        /\star Get the pin span (the number of bits to shift to reach the target pin mode and configuration
134
       bits) */
135
        t_u8 u8PinSpan = GPIO_vGetPinSpan(tPin);
136
        /* Check if the input type is pull-up or pull-down */
         c_GPIO_Input_Type u8PinInputTypeModeConfigurations = (tInputType == GPIO_Input_Type_Pull_Up) ?
       GPIO_Input_Type_Pull_Down : tInputType;
138
        /* Store the base address of the GPIO port */
        P2VAR(t_GPIOx_RegisterMap)
pu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))NULL;
139
140
141
        /\star Store the pin mode and configuration bits of the pin \star/
142
        P2VAR(t_u32)
143
        pu32TargetPinModeConfig = (P2VAR(t_u32))NULL;
144
        /* Get the base address of the GPIO port */
145
146
        GPIO vGetPortAddress(tPort, &pu32PortBaseAddress);
        /\star Get the pin mode and configuration bits of the pin \star/
147
148
        pu32TargetPinModeConfig = IS_PIN_IN_LOW_REGISTER(tPin) ? &pu32PortBaseAddress->CRL :
       &pu32PortBaseAddress->CRH;
149
        /\star Set the mode and configuration bits of the pin \star/
        *pu32TargetPinModeConfig = (*pu32TargetPinModeConfig & PIN_RESET_CONFIGURATIONS_MASK(u8PinSpan)) |
150
       (u8PinInputTypeModeConfigurations « (u8PinSpan + PIN_CONFIGURATION_BITS_SHIFT_VALUE));
        /* Set the pull-up/pull-down resistor *,
        GPIO_vSetPinInputTypePullUpDown(pu32PortBaseAddress, tPin, tInputType);
153 }
```

References GPIO_Input_Type_Pull_Down, GPIO_Input_Type_Pull_Up, GPIO_vGetPinSpan(), GPIO_vGetPortAddress(), GPIO_vSetPinInputTypePullUpDown(), IS_PIN_IN_LOW_REGISTER, NULL, P2VAR, PIN_CONFIGURATION_BITS_SHIFT_VALUE and PIN_RESET_CONFIGURATIONS_MASK.

Referenced by GPIO_vSetPinDirection(), and vTestApp_TestingGPIO_main().

Here is the call graph for this function: Here is the caller graph for this function:

6.7.4.3 GPIO_vSetPinOutputType()

#include <MCAL/GPIO/GPIO_interface.h>

This function is used to set the output type of a GPIO pin.

This function is used to set the output type of a GPIO pin

Parameters

in	tPort	The GPIO port
in	tPin	The GPIO pin
in	tOutputType	The GPIO pin output type

See also

t GPIO Ports t GPIO Pins t GPIO Output Type

6.7 GPIO Module 31

```
159
         /* Store the base address of the GPIO port */
160
        P2VAR(t_GPIOx_RegisterMap)
161
        pu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))NULL;
162
         /\star Store the pin mode and configuration bits of the pin \star/
163
        P2VAR (t. 1132)
        pu32TargetPinModeConfig = (P2VAR(t_u32))NULL;
164
165
166
         /\star Get the base address of the GPIO port \star/
167
        GPIO_vGetPortAddress(tPort, &pu32PortBaseAddress);
        /* Get the pin mode and configuration bits of the pin */ pu32TargetPinModeConfig = IS_PIN_IN_LOW_REGISTER(tPin) ? &pu32PortBaseAddress->CRL :
168
169
       &pu32PortBaseAddress->CRH;
170
        /* Set the mode and configuration bits of the pin */
171
         *pu32TargetPinModeConfig = (*pu32TargetPinModeConfig & PIN_RESET_CONFIGURATIONS_MASK(u8PinSpan)) |
        (t_u32)(tOutputType « (u8PinSpan + PIN_CONFIGURATION_BITS_SHIFT_VALUE));
172 }
```

References GPIO_vGetPinSpan(), GPIO_vGetPortAddress(), IS_PIN_IN_LOW_REGISTER, NULL, P2VAR, PIN_CONFIGURATION_BITS_SHIFT_VALUE, and PIN_RESET_CONFIGURATIONS_MASK.

Referenced by GPIO vSetPinDirection().

Here is the call graph for this function: Here is the caller graph for this function:

6.7.4.4 GPIO_vSetPinValue()

This function is used to set the value of a GPIO pin.

This function is used to set the value of a GPIO pin

Parameters

in	tPort	The GPIO port
in	tPin	The GPIO pin
in	tValue	The GPIO pin value

See also

t_GPIO_Ports t_GPIO_Pins t_GPIO_Value

```
175 {
176
         /\star Get the pin location (the number of bits to shift to reach the target pin) \star/
177
        t_u32 u32PinLocation = tPin;
        /* Store the base address of the GPIO port */
P2VAR(t_GPIOx_RegisterMap)
178
179
180
        pu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))NULL;
181
182
         /* Get the base address of the GPIO port */
183
        GPIO_vGetPortAddress(tPort, &pu32PortBaseAddress);
184
        if (tValue == GPIO Value Low)
185
186
        {
187
             u32PinLocation += PIN_RESET_SHIFT_VALUE;
188
189
        else
190
191
             /* Do nothing */
192
193
```

```
194    /* Set the value of the pin */
195    pu32PortBaseAddress->BSRR = (t_u32)(TRUE « u32PinLocation);
196 }
```

References GPIO_Value_Low, GPIO_vGetPortAddress(), NULL, P2VAR, PIN_RESET_SHIFT_VALUE, and TRUE.

Referenced by vTestApp_TestingGPIO_main().

Here is the call graph for this function: Here is the caller graph for this function:

6.7.4.5 GPIO_tGetPinValue()

#include <MCAL/GPIO/GPIO_interface.h>

This function is used to get the value of a GPIO pin.

This function is used to get the value of a GPIO pin

Parameters

in	tPort	The GPIO port
in	tPin	The GPIO pin

Returns

The GPIO pin value

See also

t_GPIO_Ports t_GPIO_Pins t_GPIO_Value

```
199 {
200
        /* Store the base address of the GPIO port */
201
        P2VAR(t_GPIOx_RegisterMap)
202
        pu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))NULL;
203
204
        /\star Get the base address of the GPIO port \star/
       GPIO_vGetPortAddress(tPort, &pu32PortBaseAddress);
205
206
        /* Get the value of the pin */
208
        return (t_GPIO_Value)((pu32PortBaseAddress->IDR » tPin) & TRUE);
209 }
```

References GPIO_vGetPortAddress(), NULL, P2VAR, and TRUE.

Referenced by vTestApp_TestingGPIO_main().

Here is the call graph for this function: Here is the caller graph for this function:

6.8 GPIO Registers

GPIO Registers.

Collaboration diagram for GPIO Registers:

6.9 GPIO Addresses 33

Data Structures

struct t_GPIOx_RegisterMap
 GPIO Register Map.

6.8.1 Detailed Description

GPIO Registers.

6.9 GPIO Addresses

GPIO Addresses.

Collaboration diagram for GPIO Addresses:

Macros

- #define BASE_ADDRESS_PORT_A REGISTER_ADDRESS(0x40010800, 0)
 Base Address of Port A.
- #define GPIO_A REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_A)
 GPIO Port A.
- #define BASE_ADDRESS_PORT_B REGISTER_ADDRESS(0x40010C00, 0)

 Base Address of Port B.
- #define GPIO_B REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_B)
 GPIO Port B.
- #define BASE_ADDRESS_PORT_C REGISTER_ADDRESS(0x40011000, 0)
 Base Address of Port C.
- #define GPIO_C REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_C)
 GPIO Port C.
- #define BASE_ADDRESS_PORT_D REGISTER_ADDRESS(0x40011400, 0)
 Base Address of Port D.
- #define GPIO_D REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_D)
 GPIO Port D.
- #define BASE_ADDRESS_PORT_E REGISTER_ADDRESS(0x40011800, 0)
 Base Address of Port E.
- #define GPIO_E REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_E)
 GPIO Port E.
- #define BASE_ADDRESS_PORT_F REGISTER_ADDRESS(0x40011C00, 0)
 Base Address of Port F.
- #define GPIO_F REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_F)
 GPIO Port F.
- #define BASE_ADDRESS_PORT_G REGISTER_ADDRESS(0x40012000, 0)
 Base Address of Port G.
- #define GPIO_G REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_G)
 GPIO Port G.

6.9.1 Detailed Description

GPIO Addresses.

This module contains the addresses of the GPIO registers

6.9.2 Macro Definition Documentation

6.9.2.1 BASE_ADDRESS_PORT_A

```
#define BASE_ADDRESS_PORT_A REGISTER_ADDRESS(0x40010800, 0)
#include <MCAL/GPIO/GPIO_private.h>
```

Base Address of Port A.

6.9.2.2 GPIO_A

```
#define GPIO_A REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_A)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port A.
```

6.9.2.3 BASE_ADDRESS_PORT_B

```
#define BASE_ADDRESS_PORT_B REGISTER_ADDRESS(0x40010C00, 0)
#include <MCAL/GPIO/GPIO_private.h>
```

Base Address of Port B.

6.9.2.4 GPIO_B

```
#define GPIO_B REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_B)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port B.
```

6.9 GPIO Addresses 35

6.9.2.5 BASE_ADDRESS_PORT_C

```
#define BASE_ADDRESS_PORT_C REGISTER_ADDRESS(0x40011000, 0)
#include <MCAL/GPIO/GPIO_private.h>
Base Address of Port C.
```

6.9.2.6 GPIO_C

```
#define GPIO_C REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_C)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port C.
```

6.9.2.7 BASE ADDRESS PORT D

```
#define BASE_ADDRESS_PORT_D REGISTER_ADDRESS(0x40011400, 0)
#include <MCAL/GPIO/GPIO_private.h>
```

Base Address of Port D.

6.9.2.8 GPIO_D

```
#define GPIO_D REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_D)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port D.
```

6.9.2.9 BASE_ADDRESS_PORT_E

```
#define BASE_ADDRESS_PORT_E REGISTER_ADDRESS(0x40011800, 0)
#include <MCAL/GPIO/GPIO_private.h>
```

Base Address of Port E.

```
6.9.2.10 GPIO_E
```

```
#define GPIO_E REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_E)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port E.
```

6.9.2.11 BASE_ADDRESS_PORT_F

```
#define BASE_ADDRESS_PORT_F REGISTER_ADDRESS(0x40011C00, 0)
#include <MCAL/GPIO/GPIO_private.h>
```

Base Address of Port F.

6.9.2.12 GPIO F

```
#define GPIO_F REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_F)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port F.
```

6.9.2.13 BASE_ADDRESS_PORT_G

```
#define BASE_ADDRESS_PORT_G REGISTER_ADDRESS(0x40012000, 0)
#include <MCAL/GPIO/GPIO_private.h>
```

Base Address of Port G.

6.9.2.14 GPIO_G

```
#define GPIO_G REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_G)
#include <MCAL/GPIO/GPIO_private.h>
GPIO Port G.
```

6.10 GPIO Pins Constants 37

6.10 GPIO Pins Constants

GPIO Pins Constants.

Collaboration diagram for GPIO Pins Constants:

Macros

• #define PIN_SHIFT_VALUE (4)

Pin Shift Value.

• #define PIN_RESET_MASK_VALUE ((t_u32)0x0000000FU)

Pin Reset Mask Value.

#define PIN_RESET_CONFIGURATION_MASK_VALUE ((t_u32)0x0000000CU)

Pin Reset Configuration Mask Value.

#define PIN RESET ODR MASK VALUE ((t u32)0x0000001U)

Pin Reset ODR Mask Value.

• #define PIN_CONFIGURATION_BITS_SHIFT_VALUE (2)

Pin Mode Bits Shift Value.

• #define PIN_RESET_SHIFT_VALUE (16)

Pin Reset Shift Value.

#define PIN_RESET_MASK(GPIO_PIN_SPAN) ~(PIN_RESET_MASK_VALUE << GPIO_PIN_SPAN)

Pin Reset Mask.

• #define PIN_RESET_CONFIGURATIONS_MASK(GPIO_PIN_SPAN) \sim (PIN_RESET_CONFIGURATION_MASK_VALUE << GPIO_PIN_SPAN)

Pin Reset Configurations Mask.

 #define PIN_RESET_ODR_MASK(GPIO_PIN_SPAN) ~(PIN_RESET_ODR_MASK_VALUE << GPIO_← PIN_SPAN)

Pin Reset ODR Mask.

6.10.1 Detailed Description

GPIO Pins Constants.

This module contains a set of constants used in configuring the GPIO pins in the configuration register (CRL or CRH)

6.10.2 Macro Definition Documentation

6.10.2.1 PIN_SHIFT_VALUE

```
#define PIN_SHIFT_VALUE (4)
#include <MCAL/GPIO/GPIO_private.h>
```

Pin Shift Value.

This value is used to shift to the start of a specific pin in the configuration register (CRL or CRH)

6.10.2.2 PIN_RESET_MASK_VALUE

```
#define PIN_RESET_MASK_VALUE ((t_u32)0x0000000FU)
#include <MCAL/GPIO/GPIO_private.h>
```

Pin Reset Mask Value.

This value is used to reset the mode and configuration bits of a certain pin

6.10.2.3 PIN_RESET_CONFIGURATION_MASK_VALUE

```
#define PIN_RESET_CONFIGURATION_MASK_VALUE ((t_u32)0x0000000CU)
#include <MCAL/GPIO/GPIO_private.h>
```

Pin Reset Configuration Mask Value.

This value is used to reset the configuration bits of a certain pin

6.10.2.4 PIN_RESET_ODR_MASK_VALUE

```
#define PIN_RESET_ODR_MASK_VALUE ((t_u32)0x00000001U)
#include <MCAL/GPIO/GPIO_private.h>
```

Pin Reset ODR Mask Value.

This value is used to reset the ODR bit of a certain pin (in the BSRR register)

6.10.2.5 PIN_CONFIGURATION_BITS_SHIFT_VALUE

```
#define PIN_CONFIGURATION_BITS_SHIFT_VALUE (2)
#include <MCAL/GPIO/GPIO_private.h>
```

Pin Mode Bits Shift Value.

This value is used to shift to the configuration bits of a certain pin

6.10.2.6 PIN_RESET_SHIFT_VALUE

```
#define PIN_RESET_SHIFT_VALUE (16)
#include <MCAL/GPIO/GPIO private.h>
```

Pin Reset Shift Value.

This value is used to shift to the start of the position of the first pin bit in the BSRR register

6.10.2.7 PIN_RESET_MASK

Pin Reset Mask.

This mask is used to reset the mode and configuration bits of a certain pin

6.11 MCAL Peripherals 39

Parameters

in	GPIO PIN SPAN	The span of the pin in the configuration register (CRL or CRH)

6.10.2.8 PIN_RESET_CONFIGURATIONS_MASK

Pin Reset Configurations Mask.

This mask is used to reset the configuration bits of a certain pin

Parameters

in	GPIO_PIN_SPAN	The span of the pin in the configuration register (CRL or CRH)
----	---------------	--

6.10.2.9 PIN_RESET_ODR_MASK

Pin Reset ODR Mask.

This mask is used to reset the ODR bit of a certain pin (in the BSRR register)

Parameters

in	GPIO_PIN_SPAN	The span of the pin in the configuration register (CRL or CRH)

6.11 MCAL Peripherals

MCAL Peripheral Drivers.

Collaboration diagram for MCAL Peripherals:

Modules

GPIO Module

GPIO Module.

RCC Module

RCC Module.

6.11.1 Detailed Description

MCAL Peripheral Drivers.

6.12 RCC Configuration

This group contains the configuration parameters of the RCC module.

Collaboration diagram for RCC Configuration:

Macros

• #define RCC_PLL_SRC (RCC_PLLSource_HSE)

This macro defines the PLL source.

• #define RCC_PLL_MUL (RCC_PLLMulFactors_9)

This macro defines the PLL multiplication factor.

#define RCC_PLL_HSE_DIVIDE_BY_2 (TRUE)

This macro defines the PLL entry HSE divider.

#define RCC_SYSTEM_CLOCK_SOURCE (RCC_SystemClock_PLL)

This macro defines the system clock source.

#define RCC_MCO_SOURCE (RCC_MCOSources_NoClock)

This macro defines the MCO source.

• #define RCC ADC PRESCALER (RCC ADCPrescaler DividedBy4)

This macro defines the ADC clock prescaler.

#define RCC_AHB_PRESCALER (RCC_AHBPrescaler_NotDivided)

This macro defines the AHB clock prescaler.

#define RCC_APB1_PRESCALER (RCC_APBPrescaler_NotDivided)

This macro defines the APB1 clock prescaler.

#define RCC_APB2_PRESCALER (RCC_APBPrescaler_NotDivided)

This macro defines the APB2 clock prescaler.

• #define RCC USB PRESCALER (RCC USBPrescaler 1)

This macro defines the USB clock prescaler.

• #define RCC_ENABLE_CSS (FALSE)

This macro defines the clock security system state.

6.12.1 Detailed Description

This group contains the configuration parameters of the RCC module.

6.12.2 Macro Definition Documentation

6.12.2.1 RCC_PLL_SRC

```
#define RCC_PLL_SRC (RCC_PLLSource_HSE)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the PLL source.

This macro defines the PLL source

See also

RCC_PLLSource

6.12.2.2 RCC_PLL_MUL

```
#define RCC_PLL_MUL (RCC_PLLMulFactors_9)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the PLL multiplication factor.

This macro defines the PLL multiplication factor

See also

RCC_PLLMulFactors

6.12.2.3 RCC PLL HSE DIVIDE BY 2

```
#define RCC_PLL_HSE_DIVIDE_BY_2 (TRUE)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the PLL entry HSE divider.

This macro defines the PLL entry HSE divider Options:

· FALSE: HSE clock is not divided

• TRUE: HSE clock divided by 2

6.12.2.4 RCC_SYSTEM_CLOCK_SOURCE

```
#define RCC_SYSTEM_CLOCK_SOURCE (RCC_SystemClock_PLL)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the system clock source.

This macro defines the system clock source

See also

RCC_SystemClock

6.12.2.5 RCC_MCO_SOURCE

```
#define RCC_MCO_SOURCE (RCC_MCOSources_NoClock)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the MCO source.

This macro defines the MCO source

See also

RCC_MCOSources

6.12.2.6 RCC_ADC_PRESCALER

```
#define RCC_ADC_PRESCALER (RCC_ADCPrescaler_DividedBy4)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the ADC clock prescaler.

This macro defines the ADC clock prescaler

See also

RCC ADCPrescaler

6.12.2.7 RCC_AHB_PRESCALER

```
#define RCC_AHB_PRESCALER (RCC_AHBPrescaler_NotDivided)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the AHB clock prescaler.

This macro defines the AHB clock prescaler

See also

RCC_AHBPrescaler

6.12.2.8 RCC_APB1_PRESCALER

```
#define RCC_APB1_PRESCALER (RCC_APBPrescaler_NotDivided)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the APB1 clock prescaler.

This macro defines the APB1 clock prescaler

See also

RCC APBPrescaler

6.12.2.9 RCC_APB2_PRESCALER

```
#define RCC_APB2_PRESCALER (RCC_APBPrescaler_NotDivided)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the APB2 clock prescaler.

This macro defines the APB2 clock prescaler

See also

RCC_APBPrescaler

6.12.2.10 RCC_USB_PRESCALER

```
#define RCC_USB_PRESCALER (RCC_USBPrescaler_1)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the USB clock prescaler.

This macro defines the USB clock prescaler

See also

RCC_USBPrescaler

6.12.2.11 RCC_ENABLE_CSS

```
#define RCC_ENABLE_CSS (FALSE)
#include <MCAL/RCC/RCC_config.h>
```

This macro defines the clock security system state.

This macro defines the clock security system state Options:

FALSE: CSS disabledTRUE: CSS enabled

6.13 RCC Interface Options

This group contains the options of the RCC module interface.

Collaboration diagram for RCC Interface Options:

Enumerations

```
enum RCC_PLLMulFactors {
 RCC_PLLMulFactors_2 = 0, RCC_PLLMulFactors_3, RCC_PLLMulFactors_4, RCC_PLLMulFactors_5,
 RCC PLLMulFactors 6, RCC PLLMulFactors 7, RCC PLLMulFactors 8, RCC PLLMulFactors 9,
 RCC PLLMulFactors 10, RCC PLLMulFactors 11, RCC PLLMulFactors 12, RCC PLLMulFactors 13,
 RCC PLLMulFactors 14, RCC PLLMulFactors 15, RCC PLLMulFactors 16}
     This enum contains the multiplication factors of the PLL.
enum RCC_AHBPrescaler {
 RCC_AHBPrescaler_NotDivided = 0, RCC_AHBPrescaler_DividedBy2 = 0b1000, RCC_AHBPrescaler_DividedBy4
 , RCC_AHBPrescaler_DividedBy8,
 RCC AHBPrescaler DividedBy16, RCC AHBPrescaler DividedBy64, RCC AHBPrescaler DividedBy128
 , RCC AHBPrescaler DividedBy256,
 RCC AHBPrescaler DividedBy512 }
     This enum contains the prescaler factors of the AHB bus.

    enum RCC APBPrescaler {

 RCC APBPrescaler NotDivided = 0, RCC APBPrescaler DividedBy2 = 0b100, RCC APBPrescaler DividedBy4
 , RCC_APBPrescaler_DividedBy8,
 RCC APBPrescaler DividedBy16 }
     This enum contains the prescaler factors of the APB (1 & 2) bus.

    enum RCC_ADCPrescaler { RCC_ADCPrescaler_DividedBy2 = 0 , RCC_ADCPrescaler_DividedBy4 ,

 RCC_ADCPrescaler_DividedBy6, RCC_ADCPrescaler_DividedBy8}
     This enum contains the prescaler factors of the ADC bus.

    enum RCC_SystemClock { RCC_SystemClock_HSI = 0, RCC_SystemClock_HSE, RCC_SystemClock_PLL

     This enum contains the system clock sources.

    enum RCC_PLLSource { RCC_PLLSource_HSI_DividedBy2 = 0 , RCC_PLLSource_HSE }

    This enum contains the PLL clock sources.
enum RCC MCOSources {
 RCC MCOSources NoClock = 0, RCC MCOSources SystemClock = 0b100, RCC MCOSources HSI,
 RCC MCOSources HSE,
 RCC_MCOSources_PLL_DividedBy2 }
     This enum contains the MCO sources.

    enum RCC USBPrescaler { RCC USBPrescaler 1 5 = 0 , RCC USBPrescaler 1 }

     This enum contains the USB prescaler factors.

    enum t RCC APB2Peripherals {

 RCC\_APB2Peripherals\_AFIO = 0, RCC\_APB2Peripherals\_PORTA = 2, RCC\_APB2Peripherals\_PORTB,
 RCC APB2Peripherals PORTC,
 RCC APB2Peripherals PORTD , RCC APB2Peripherals PORTE , RCC APB2Peripherals PORTF ,
 RCC APB2Peripherals PORTG,
 RCC APB2Peripherals ADC1, RCC APB2Peripherals ADC2, RCC APB2Peripherals TIM1, RCC APB2Peripherals SPI1
 RCC APB2Peripherals USART1 = 14, RCC APB2Peripherals ADC3 }
     This enum contains the APB2 peripherals that are connected to the APB2 bus.

    enum t RCC APB1Peripherals {

 RCC APB1Peripherals TIM2 = 0 , RCC APB1Peripherals TIM3 , RCC APB1Peripherals TIM4 ,
 RCC APB1Peripherals TIM5.
 RCC APB1Peripherals TIM6 , RCC APB1Peripherals_TIM7 , RCC_APB1Peripherals_WWDG = 11 ,
 RCC APB1Peripherals SPI2 = 14,
 RCC APB1Peripherals SPI3, RCC APB1Peripherals USART2 = 17, RCC APB1Peripherals USART3,
 RCC_APB1Peripherals_UART4,
 RCC_APB1Peripherals_UART5, RCC_APB1Peripherals_I2C1, RCC_APB1Peripherals_I2C2, RCC_APB1Peripherals_USB
 RCC_APB1Peripherals_CAN = 25 , RCC_APB1Peripherals_BKP = 27 , RCC_APB1Peripherals_PWR ,
 RCC_APB1Peripherals_DAC }
```

This enum contains the APB1 peripherals that are connected to the APB1 bus.

• enum t_RCC_AHBPeripherals { RCC_AHBPeripherals_DMA1 = 0 , RCC_AHBPeripherals_DMA2 , RCC_AHBPeripherals_CRC = 5 }

This enum contains the AHB peripherals that are connected to the AHB bus.

6.13.1 Detailed Description

This group contains the options of the RCC module interface.

6.13.2 Enumeration Type Documentation

6.13.2.1 RCC_PLLMulFactors

```
enum RCC_PLLMulFactors
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the multiplication factors of the PLL.

This enum contains the multiplication factors of the PLL

RCC_PLLMulFactors_2	Multiply the PLL1 input clock by 2.
RCC_PLLMulFactors_3	Multiply the PLL1 input clock by 3.
RCC_PLLMulFactors_4	Multiply the PLL1 input clock by 4.
RCC_PLLMulFactors_5	Multiply the PLL1 input clock by 5.
RCC_PLLMulFactors_6	Multiply the PLL1 input clock by 6.
RCC_PLLMulFactors_7	Multiply the PLL1 input clock by 7.
RCC_PLLMulFactors_8	Multiply the PLL1 input clock by 8.
RCC_PLLMulFactors_9	Multiply the PLL1 input clock by 9.
RCC_PLLMulFactors_10	Multiply the PLL1 input clock by 10.
RCC_PLLMulFactors_11	Multiply the PLL1 input clock by 11.
RCC_PLLMulFactors_12	Multiply the PLL1 input clock by 12.
RCC_PLLMulFactors_13	Multiply the PLL1 input clock by 13.
RCC_PLLMulFactors_14	Multiply the PLL1 input clock by 14.
RCC_PLLMulFactors_15	Multiply the PLL1 input clock by 15.
RCC_PLLMulFactors_16	Multiply the PLL1 input clock by 16.

```
35 {
       RCC_PLLMulFactors_2 = 0,
39
43
       RCC_PLLMulFactors_3,
       RCC_PLLMulFactors_4,
51
       RCC_PLLMulFactors_5,
       RCC_PLLMulFactors_6, RCC_PLLMulFactors_7,
55
59
       RCC_PLLMulFactors_8,
63
       RCC_PLLMulFactors_9,
       RCC_PLLMulFactors_10,
75
       RCC_PLLMulFactors_11,
```

```
79 RCC_PLLMulFactors_12,
83 RCC_PLLMulFactors_13,
87 RCC_PLLMulFactors_14,
91 RCC_PLLMulFactors_15,
87 RCC_PLLMulFactors_16
```

6.13.2.2 RCC AHBPrescaler

```
enum RCC_AHBPrescaler
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the prescaler factors of the AHB bus.

This enum contains the prescaler factors of the AHB bus

Enumerator

RCC_AHBPrescaler_NotDivided	AHB bus not divided.
RCC_AHBPrescaler_DividedBy2	AHB bus divided by 2.
RCC_AHBPrescaler_DividedBy4	AHB bus divided by 4.
RCC_AHBPrescaler_DividedBy8	AHB bus divided by 8.
RCC_AHBPrescaler_DividedBy16	AHB bus divided by 16.
RCC_AHBPrescaler_DividedBy64	AHB bus divided by 64.
RCC_AHBPrescaler_DividedBy128	AHB bus divided by 128.
RCC_AHBPrescaler_DividedBy256	AHB bus divided by 256.
RCC_AHBPrescaler_DividedBy512	AHB bus divided by 512.

```
104 {
108
          RCC_AHBPrescaler_NotDivided = 0,
          RCC_AHBPrescaler_DividedBy2 = 0b1000,
112
116
          {\tt RCC\_AHBPrescaler\_DividedBy4,}
120
124
          RCC_AHBPrescaler_DividedBy8,
RCC_AHBPrescaler_DividedBy16,
RCC_AHBPrescaler_DividedBy64,
128
132
          RCC_AHBPrescaler_DividedBy128,
136
          RCC_AHBPrescaler_DividedBy256,
140
          {\tt RCC\_AHBPrescaler\_DividedBy512}
141 };
```

6.13.2.3 RCC_APBPrescaler

```
enum RCC_APBPrescaler
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the prescaler factors of the APB (1 & 2) bus.

This enum contains the prescaler factors of the APB (1 & 2) bus

RCC_APBPrescaler_NotDivided	APB1 bus not divided.
-----------------------------	-----------------------

Enumerator

RCC_APBPrescaler_DividedBy2	APB1 bus divided by 2.
RCC_APBPrescaler_DividedBy4	APB1 bus divided by 4.
RCC_APBPrescaler_DividedBy8	APB1 bus divided by 8.
RCC_APBPrescaler_DividedBy16	APB1 bus divided by 16.

6.13.2.4 RCC_ADCPrescaler

```
enum RCC_ADCPrescaler
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the prescaler factors of the ADC bus.

This enum contains the prescaler factors of the ADC bus

Enumerator

RCC_ADCPrescaler_DividedBy2	ADC bus divided by 2.
RCC_ADCPrescaler_DividedBy4	ADC bus divided by 4.
RCC_ADCPrescaler_DividedBy6	ADC bus divided by 6.
RCC_ADCPrescaler_DividedBy8	ADC bus divided by 8.

6.13.2.5 RCC_SystemClock

```
enum RCC_SystemClock
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the system clock sources.

This enum contains the system clock sources

Enumerator

RCC_SystemClock_HSI	HSI clock selected as system clock.
RCC_SystemClock_HSE	HSE clock selected as system clock.
BCC_SystemClock_PLI	PLL clock selected as system clock.

Generated on Fri Jun 30 2023 13:09:10 for STM32 Blue Pill Drivers by Doxygen

```
203 {
207          RCC_SystemClock_HSI = 0,
211          RCC_SystemClock_HSE,
215          RCC_SystemClock_PLL
216 };
```

6.13.2.6 RCC_PLLSource

```
enum RCC_PLLSource
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the PLL clock sources.

This enum contains the PLL clock sources

Enumerator

RCC_PLLSource_HSI_DividedBy2	HSI clock divided by 2 selected as PLL clock.
RCC_PLLSource_HSE	HSE clock selected as PLL clock.

6.13.2.7 RCC_MCOSources

```
enum RCC_MCOSources
#include <MCAL/RCC/RCC interface.h>
```

This enum contains the MCO sources.

This enum contains the MCO sources

RCC_MCOSources_NoClock	No clock selected as MCO.
RCC_MCOSources_SystemClock	System clock selected as MCO.
RCC_MCOSources_HSI	HSI clock selected as MCO.
RCC_MCOSources_HSE	HSE clock selected as MCO.
RCC_MCOSources_PLL_DividedBy2	PLL clock divided by 2 selected as MCO.

```
241 {
245         RCC_MCOSources_NoClock = 0,
249         RCC_MCOSources_SystemClock = 0b100,
253         RCC_MCOSources_HSI,
257         RCC_MCOSources_HSE,
261         RCC_MCOSources_PLL_DividedBy2
262 };
```

6.13.2.8 RCC_USBPrescaler

```
enum RCC_USBPrescaler
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the USB prescaler factors.

This enum contains the USB prescaler factors

Enumerator

RCC_USBPrescaler_1 ←	USB clock divided by 1.5.
_5	
RCC_USBPrescaler_1	USB clock divided by 1.

6.13.2.9 t_RCC_APB2Peripherals

```
enum t_RCC_APB2Peripherals
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the APB2 peripherals that are connected to the APB2 bus.

This enum contains the APB2 peripherals that are connected to the APB2 bus

RCC_APB2Peripherals_AFIO	Alternate function I/O clock.	
RCC_APB2Peripherals_PORTA	I/O port A clock.	
RCC_APB2Peripherals_PORTB	I/O port B clock.	
RCC_APB2Peripherals_PORTC	I/O port C clock.	
RCC_APB2Peripherals_PORTD	I/O port D clock.	
RCC_APB2Peripherals_PORTE	I/O port E clock.	
RCC_APB2Peripherals_PORTF	I/O port F clock.	
RCC_APB2Peripherals_PORTG	I/O port G clock.	
RCC_APB2Peripherals_ADC1	ADC 1 interface clock.	
RCC_APB2Peripherals_ADC2	ADC 2 interface clock.	
RCC_APB2Peripherals_TIM1	Timer 1 (TIM1) clock.	
RCC_APB2Peripherals_SPI1	SPI 1 clock.	
RCC_APB2Peripherals_USART1	USART1 clock.	
RCC_APB2Peripherals_ADC3	ADC 3 interface clock.	

```
287 {
291     RCC_APB2Peripherals_AFIO = 0,
295     RCC_APB2Peripherals_PORTA = 2,
299     RCC_APB2Peripherals_PORTB,
303     RCC_APB2Peripherals_PORTC,
```

```
307
         RCC_APB2Peripherals_PORTD,
311
         RCC_APB2Peripherals_PORTE,
315
         RCC_APB2Peripherals_PORTF,
319
         RCC_APB2Peripherals_PORTG,
         RCC_APB2Peripherals_ADC1,
RCC_APB2Peripherals_ADC2,
323
327
331
         RCC_APB2Peripherals_TIM1,
335
         RCC_APB2Peripherals_SPI1,
339
         RCC_APB2Peripherals_USART1 = 14,
343 RCC_APB2Peripherals_ADC3
344 } t_RCC_APB2Peripherals;
```

6.13.2.10 t_RCC_APB1Peripherals

```
enum t_RCC_APB1Peripherals
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the APB1 peripherals that are connected to the APB1 bus.

This enum contains the APB1 peripherals that are connected to the APB1 bus

RCC_APB1Peripherals_TIM2	Timer 2 (TIM2) clock.
RCC_APB1Peripherals_TIM3	Timer 3 (TIM3) clock.
RCC_APB1Peripherals_TIM4	Timer 4 (TIM4) clock.
RCC_APB1Peripherals_TIM5	Timer 5 (TIM5) clock.
RCC_APB1Peripherals_TIM6	Timer 6 (TIM6) clock.
RCC_APB1Peripherals_TIM7	Timer 7 (TIM7) clock.
RCC_APB1Peripherals_WWDG	Window watchdog (WWDG) clock.
RCC_APB1Peripherals_SPI2	SPI 2 clock.
RCC_APB1Peripherals_SPI3	SPI 3 clock.
RCC_APB1Peripherals_USART2	USART 2 clock.
RCC_APB1Peripherals_USART3	USART 3 clock.
RCC_APB1Peripherals_UART4	UART 4 clock.
RCC_APB1Peripherals_UART5	UART 5 clock.
RCC_APB1Peripherals_I2C1	I2C 1 clock.
RCC_APB1Peripherals_I2C2	I2C 2 clock.
RCC_APB1Peripherals_USB	USB clock.
RCC_APB1Peripherals_CAN	CAN clock.
RCC_APB1Peripherals_BKP	Backup interface clock.
RCC_APB1Peripherals_PWR	Power interface clock.
RCC_APB1Peripherals_DAC	DAC interface clock.

```
352 {
            RCC_APB1Peripherals_TIM2 = 0,
RCC_APB1Peripherals_TIM3,
RCC_APB1Peripherals_TIM4,
356
360
364
368
            RCC_APB1Peripherals_TIM5,
372
            RCC_APB1Peripherals_TIM6,
376
            RCC_APB1Peripherals_TIM7,
380
384
            RCC_APB1Peripherals_WWDG = 11,
RCC_APB1Peripherals_SPI2 = 14,
            RCC_APB1Peripherals_SPI3,
RCC_APB1Peripherals_USART2 = 17,
388
392
396
            RCC_APB1Peripherals_USART3,
```

```
400
        RCC_APB1Peripherals_UART4,
        RCC_APB1Peripherals_UART5,
408
        RCC_APB1Peripherals_I2C1,
412
        RCC_APB1Peripherals_I2C2,
416
        RCC_APB1Peripherals_USB,
RCC_APB1Peripherals_CAN = 25,
420
        RCC_APB1Peripherals_BKP = 27,
424
428
        RCC_APB1Peripherals_PWR,
432
        RCC_APB1Peripherals_DAC
433 } t_RCC_APB1Peripherals;
```

6.13.2.11 t_RCC_AHBPeripherals

```
enum t_RCC_AHBPeripherals
#include <MCAL/RCC/RCC_interface.h>
```

This enum contains the AHB peripherals that are connected to the AHB bus.

This enum contains the AHB peripherals that are connected to the AHB bus

Enumerator

RCC_AHBPeripherals_DMA1	DMA 1 clock.
RCC_AHBPeripherals_DMA2	DMA 2 clock.
RCC_AHBPeripherals_CRC	CRC clock.

6.14 RCC exported functions

RCC exported functions.

Collaboration diagram for RCC exported functions:

Functions

void RCC_vlnit (void)

This function initializes the RCC peripheral.

• void RCC_vEnablePeripheralABP2 (t_RCC_APB2Peripherals enuPeripheral)

This function enables the clock of a peripheral connected to the APB2 bus.

void RCC_vDisablePeripheralABP2 (t_RCC_APB2Peripherals enuPeripheral)

This function disables the clock of a peripheral connected to the APB2 bus.

• void RCC vEnablePeripheralABP1 (t RCC APB1Peripherals enuPeripheral)

This function enables the clock of a peripheral connected to the APB1 bus.

void RCC_vDisablePeripheralABP1 (t_RCC_APB1Peripherals enuPeripheral)

This function disables the clock of a peripheral connected to the APB1 bus.

• void RCC_vEnablePeripheralAHB (t_RCC_AHBPeripherals enuPeripheral)

This function enables the clock of a peripheral connected to the AHB bus.

void RCC_vDisablePeripheralAHB (t_RCC_AHBPeripherals enuPeripheral)

This function disables the clock of a peripheral connected to the AHB bus.

6.14.1 Detailed Description

RCC exported functions.

6.14.2 Function Documentation

6.14.2.1 RCC_vInit()

This function initializes the RCC peripheral.

This function initializes the RCC peripheral

```
326
        if (RCC_SYSTEM_CLOCK_SOURCE == RCC_SystemClock_HSE)
327
328
            RCC vInitHSEClock();
329
330
       else if (RCC_SYSTEM_CLOCK_SOURCE == RCC_SystemClock_HSI)
331
332
            RCC_vInitHSIClock();
333
       else if (RCC SYSTEM CLOCK SOURCE == RCC SystemClock PLL)
334
335
336
            RCC_vInitPLL();
337
338
       else
339
            /* Do nothing */
340
341
342
343
       RCC_vInitSystemClock();
344
        RCC_vSetAHBPrescaler();
345
       RCC_vSetAPB1Prescaler();
346
       RCC_vSetAPB2Prescaler();
347
       RCC vSetADCPreScaler();
348
       RCC_vSetUSBPrescaler();
349
       RCC_vInitMCO();
350 }
```

References RCC_SYSTEM_CLOCK_SOURCE, RCC_SystemClock_HSE, RCC_SystemClock_HSI, RCC_SystemClock_PLL, RCC_vInitHSEClock(), RCC_vInitHSIClock(), RCC_vInitHOCO(), RCC_vInitPLL(), RCC_vInitSystemClock(), RCC_vSetADCPreScaler(), RCC_vSetAHBPrescaler(), RCC_vSetAPB1Prescaler(), RCC_vSetAPB2Prescaler(), and RCC_vSetUSBPrescaler().

Referenced by vAPPS_main().

Here is the call graph for this function: Here is the caller graph for this function:

6.14.2.2 RCC_vEnablePeripheralABP2()

This function enables the clock of a peripheral connected to the APB2 bus.

This function enables the clock of a peripheral connected to the APB2 bus

Parameters

353 354	,	RCC vSetAPB2PeripheralClockStatus(enuPeripheral,	TRUE):
355			, ,

References RCC_vSetAPB2PeripheralClockStatus(), and TRUE.

Referenced by vTestApp_TestingGPIO_main().

enuPeripheral

Here is the call graph for this function: Here is the caller graph for this function:

Peripheral to be enabled

6.14.2.3 RCC_vDisablePeripheralABP2()

This function disables the clock of a peripheral connected to the APB2 bus.

This function disables the clock of a peripheral connected to the APB2 bus

Parameters

358 {				
359	RCC_vSetAPB2Peri	ipheralClockStatus(enuPeriphe	eral,	FALSE);

in | enuPeripheral | Peripheral to be disabled

References FALSE, and RCC_vSetAPB2PeripheralClockStatus().

Here is the call graph for this function:

6.14.2.4 RCC_vEnablePeripheralABP1()

This function enables the clock of a peripheral connected to the APB1 bus.

This function enables the clock of a peripheral connected to the APB1 bus

Parameters

in	enuPeripheral	Peripheral to be enabled	
363 { 364 365 }	RCC_vSetAPB1Peri	ipheralClockStatus(enuPeripheral,	TRUE);

References RCC_vSetAPB1PeripheralClockStatus(), and TRUE.

Here is the call graph for this function:

6.14.2.5 RCC_vDisablePeripheralABP1()

in enuPeripheral Peripheral to be disabled

This function disables the clock of a peripheral connected to the APB1 bus.

This function disables the clock of a peripheral connected to the APB1 bus

Parameters

		· ·	•		
368	ſ				
369	1	RCC_vSetAPB1Periphera	alClockStatus(enuPerip	heral, I	FALSE);
370	}				

References FALSE, and RCC_vSetAPB1PeripheralClockStatus().

Here is the call graph for this function:

6.14.2.6 RCC_vEnablePeripheralAHB()

This function enables the clock of a peripheral connected to the AHB bus.

This function enables the clock of a peripheral connected to the AHB bus

Peripheral to be enabled

Parameters

 $References\ RCC_vSetAHBPeripheralClockStatus(),\ and\ TRUE.$

Here is the call graph for this function:

enuPeripheral

6.14.2.7 RCC_vDisablePeripheralAHB()

```
#include <MCAL/RCC/RCC_interface.h>
```

This function disables the clock of a peripheral connected to the AHB bus.

This function disables the clock of a peripheral connected to the AHB bus

Peripheral to be disabled

Parameters

References FALSE, and RCC_vSetAHBPeripheralClockStatus().

Here is the call graph for this function:

enuPeripheral

6.15 RCC Module

RCC Module.

Collaboration diagram for RCC Module:

Modules

RCC Configuration

This group contains the configuration parameters of the RCC module.

• RCC Interface Options

This group contains the options of the RCC module interface.

RCC exported functions

RCC exported functions.

RCC Registers

RCC Registers.

RCC Addresses

RCC Addresses.

6.15.1 Detailed Description

RCC Module.

RCC Module contains the functions for controlling the clock system of the microcontroller.

6.16 RCC Registers

RCC Registers.

Collaboration diagram for RCC Registers:

6.17 RCC Addresses 57

Data Structures

• struct t_RCC_CR

RCC clock control register.

• struct t_RCC_CFGR

RCC clock configuration register.

struct t_RCC_CIR

RCC clock interrupt register.

struct t RCC APB2RSTR

RCC APB2 peripheral reset register.

struct t_RCC_APB1RSTR

RCC APB1 peripheral reset register.

• struct t_RCC_AHBENR

RCC AHB peripheral clock register.

struct t_RCC_APB2ENR

RCC APB2 peripheral clock enable register.

struct t RCC APB1ENR

RCC APB1 peripheral clock enable register.

• struct t_RCC_BDCR

RCC Backup domain control register.

struct t_RCC_CSR

RCC Control/status register.

struct t_RCC_RegisterMap

RCC Register Map.

6.16.1 Detailed Description

RCC Registers.

6.17 RCC Addresses

RCC Addresses.

Collaboration diagram for RCC Addresses:

Macros

• #define RCC_BASE_ADDRESS REGISTER_ADDRESS(0x40021000, 0)

RCC Base Address in the memory.

• #define RCC REGISTER(t_RCC_RegisterMap, RCC_BASE_ADDRESS)

RCC Register Map.

• #define RCC_SET_REGISTER_BIT_STATUS(REG, BIT, BSTATUS) SET_REGISTER_BIT_STATUS(RCC, REG, BIT, BSTATUS)

Set RCC register bit status (TRUE or FALSE)

6.17.1 Detailed Description

RCC Addresses.

6.17.2 Macro Definition Documentation

6.17.2.1 RCC_BASE_ADDRESS

```
#define RCC_BASE_ADDRESS REGISTER_ADDRESS(0x40021000, 0)
#include <MCAL/RCC/RCC_private.h>
```

RCC Base Address in the memory.

6.17.2.2 RCC

```
#define RCC REGISTER(t_RCC_RegisterMap, RCC_BASE_ADDRESS)
#include <MCAL/RCC/RCC_private.h>
```

RCC Register Map.

6.17.2.3 RCC_SET_REGISTER_BIT_STATUS

Set RCC register bit status (TRUE or FALSE)

This macro sets the RCC register bit status (TRUE or FALSE)

Parameters

in	REG	Register name
in	BIT	Bit name
in	BSTATUS	Bit status value (TRUE or FALSE)

6.18 Testing Applications

Testing Applications.

Functions

• void vAPPS_main (void)

This function is responsible for running the applications.

void vTestApp_TestingGPIO_main (void)

This function is the main function for the TestApp_TestingGPIO application.

6.18.1 Detailed Description

Testing Applications.

This module contains all the testing applications

6.18.2 Function Documentation

6.18.2.1 vAPPS_main()

This function is responsible for running the applications.

This function is responsible for running the applications

```
26 {
27     RCC_vInit();
28     TESTING_APPLICATION_MAIN_FUNC(TestingGPIO);
29
30     for (;;)
31     {
32         /* Do nothing */
33     }
34 }
```

References RCC_vInit(), TESTING_APPLICATION_MAIN_FUNC, and TestingGPIO.

Referenced by main().

Here is the call graph for this function: Here is the caller graph for this function:

60 Module Documentation

6.18.2.2 vTestApp_TestingGPIO_main()

This function is the main function for the TestApp_TestingGPIO application.

This function is the main function for the TestApp_TestingGPIO application

```
16 {
          // t u32 u32Counter = 0;
18
         RCC_vEnablePeripheralABP2(RCC_APB2Peripherals_PORTA);
19
         RCC_vEnablePeripheralABP2(RCC_APB2Peripherals_PORTB);
20
         GPIO_vSetPinDirection(GPIO_Ports_A, GPIO_Pins_1, GPIO_Direction_Output_50MHz);
GPIO_vSetPinDirection(GPIO_Ports_B, GPIO_Pins_7, GPIO_Direction_Input);
21
         // GPIO_vSetPinInputType (GPIO_Ports_B, GPIO_Pins_7, GPIO_Input_Type_Pull_Down);
GPIO_vSetPinInputType (GPIO_Ports_B, GPIO_Pins_7, GPIO_Input_Type_Pull_Up);
22
23
         for (;;)
26
27
              GPIO_vSetPinValue(GPIO_Ports_A, GPIO_Pins_1, GPIO_tGetPinValue(GPIO_Ports_B, GPIO_Pins_7));
// if (GPIO_tGetPinValue(GPIO_Ports_B, GPIO_Pins_7) == GPIO_Value_High)
// if (GPIO_tGetPinValue(GPIO_Ports_B, GPIO_Pins_7) == GPIO_Value_Low)
2.8
29
30
                    // GPIO_vSetPinValue(GPIO_Ports_A, GPIO_Pins_1, GPIO_Value_High);
32
33
               // else
               // {
34
35
                     // GPIO_vSetPinValue(GPIO_Ports_A, GPIO_Pins_1, GPIO_Value_Low);
36
38
               // GPIO_vSetPinValue(GPIO_Ports_A, GPIO_Pins_1, GPIO_Value_High);
39
               // for (u32Counter = 0; u32Counter < 10000000; u32Counter++)
40
              // GPIO_vSetPinValue(GPIO_Ports_A, GPIO_Pins_1, GPIO_Value_Low);
41
42
              // for (u32Counter = 0; u32Counter < 10000000; u32Counter++)
45 }
```

References GPIO_Direction_Input, GPIO_Direction_Output_50MHz, GPIO_Input_Type_Pull_Up, GPIO_Pins_1, GPIO_Pins_7, GPIO_Ports_A, GPIO_Ports_B, GPIO_tGetPinValue(), GPIO_vSetPinDirection(), GPIO_vSetPinInputType(), GPIO_vSetPinValue(), RCC_APB2Peripherals_PORTA, RCC_APB2Peripherals_PORTB, and RCC_vEnablePeripheralABP2().

Here is the call graph for this function:

6.19 Shared library

This library contains the shared macros and functions for all the standard types.

Collaboration diagram for Shared library:

Macros

#define SET_REGISTER_BIT_STATUS(PERPH, REG, BIT, BSTATUS) (PERPH.REG.BIT = (BSTATUS == TRUE) ? 1U:0U)

Set register bit status (1 or 0)

6.19.1 Detailed Description

This library contains the shared macros and functions for all the standard types.

6.19 Shared library 61

6.19.2 Macro Definition Documentation

6.19.2.1 SET_REGISTER_BIT_STATUS

Set register bit status (1 or 0)

This macro is used to set a specific bit in a specific register

Parameters

in	PERPH	Peripheral address
in	REG	Register name
in	BIT	Bit name
in	BSTATUS	Bit status (TRUE or FALSE)

62 **Module Documentation**

Chapter 7

Data Structure Documentation

7.1 t_GPIOx_RegisterMap Struct Reference

GPIO Register Map.

#include "MCAL/GPIO/GPIO_private.h"

Collaboration diagram for t_GPIOx_RegisterMap:

Data Fields

• t u32 CRL

Port Configuration Register Low.

• t_u32 CRH

Port Configuration Register High.

• t_u32 IDR

Port Input Data Register.

• t_u32 ODR

Port Output Data Register.

• t_u32 BSRR

Port Bit Set/Reset Register.

• t_u32 BRR

Port Bit Reset Register.

7.1.1 Detailed Description

GPIO Register Map.

This type is used to access the GPIO registers

7.1.2 Field Documentation

7.1.2.1 CRL

t_u32 CRL

Port Configuration Register Low.

7.1.2.2 CRH

t_u32 CRH

Port Configuration Register High.

7.1.2.3 IDR

t_u32 IDR

Port Input Data Register.

Warning

This register is read-only

7.1.2.4 ODR

t_u32 ODR

Port Output Data Register.

Referenced by GPIO_vSetPinInputTypePullUpDown().

7.1.2.5 BSRR

t_u32 BSRR

Port Bit Set/Reset Register.

7.1.2.6 BRR

```
t_u32 BRR
```

Port Bit Reset Register.

The documentation for this struct was generated from the following file:

MCAL/GPIO/GPIO_private.h

7.2 t_RCC_AHBENR Struct Reference

RCC AHB peripheral clock register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_AHBENR:

Data Fields

```
t_u32 DMA1EN: 1

DMA1 clock enable.
t_u32 DMA2EN: 1

DMA2 clock enable.
t_u32 __pad0__: 4

Reserved bit(s)
t_u32 CRCEN: 1

CRC clock enable.
t_u32 __pad1__: 25

Reserved bit(s)
```

7.2.1 Detailed Description

RCC AHB peripheral clock register.

7.2.2 Field Documentation

7.2.2.1 DMA1EN

```
t_u32 DMA1EN
```

DMA1 clock enable.

This field enables the DMA1 clock

7.2.2.2 DMA2EN

```
t_u32 DMA2EN
```

DMA2 clock enable.

This field enables the DMA2 clock

7.2.2.3 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.2.2.4 CRCEN

```
t_u32 CRCEN
```

CRC clock enable.

This field enables the CRC clock

7.2.2.5 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.3 t_RCC_APB1ENR Struct Reference

RCC APB1 peripheral clock enable register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_APB1ENR:

Data Fields

```
• t u32 TIM2EN: 1
     Timer 2 clock enable.
• t_u32 TIM3EN: 1
     Timer 3 clock enable.

    t_u32 TIM4EN: 1

      Timer 4 clock enable.

    t u32 TIM5EN: 1

     Timer 5 clock enable.

    t_u32 TIM6EN: 1

     Timer 6 clock enable.
• t u32 TIM7EN: 1
      Timer 7 clock enable.

    t_u32 __pad0__: 5

     Reserved bit(s)

    t u32 WWDGEN: 1

     Window watchdog clock enable.
t_u32 __pad1__: 2
     Reserved bit(s)

    t_u32 SPI2EN: 1

     SPI 2 clock enable.

    t u32 SPI3EN: 1

     SPI 3 clock enable.

    t_u32 __pad2__: 1

     Reserved bit(s)
• t u32 USART2EN: 1
     USART 2 clock enable.
• t u32 USART3EN: 1
     USART 3 clock enable.
• t_u32 UART4EN: 1
     UART 4 clock enable.

    t u32 UART5EN: 1

     UART 5 clock enable.

    t_u32 I2C1EN: 1

     I2C 1 clock enable.
• t u32 I2C2EN: 1
     I2C 2 clock enable.
• t u32 USBEN: 1
     USB clock enable.
• t_u32 __pad3__: 1
     Reserved bit(s)

    t_u32 CANEN: 1

     CAN clock enable.
t_u32 __pad4__: 1
     Reserved bit(s)
• t u32 BKPEN: 1
     Backup interface clock enable.

    t u32 PWREN: 1

     Power interface clock enable.
• t_u32 DACEN: 1
     DAC interface clock enable.
• t_u32 __pad5__: 2
     Reserved bit(s)
```

7.3.1 Detailed Description

RCC APB1 peripheral clock enable register.

7.3.2 Field Documentation

7.3.2.1 TIM2EN

```
t_u32 TIM2EN
```

Timer 2 clock enable.

This field enables the Timer 2 clock

7.3.2.2 TIM3EN

```
t_u32 TIM3EN
```

Timer 3 clock enable.

This field enables the Timer 3 clock

7.3.2.3 TIM4EN

```
t_u32 TIM4EN
```

Timer 4 clock enable.

This field enables the Timer 4 clock

7.3.2.4 TIM5EN

```
t_u32 TIM5EN
```

Timer 5 clock enable.

This field enables the Timer 5 clock

7.3.2.5 TIM6EN

```
t_u32 TIM6EN
```

Timer 6 clock enable.

This field enables the Timer 6 clock

7.3.2.6 TIM7EN

```
t_u32 TIM7EN
```

Timer 7 clock enable.

This field enables the Timer 7 clock

7.3.2.7 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.3.2.8 WWDGEN

```
t_u32 WWDGEN
```

Window watchdog clock enable.

This field enables the Window watchdog clock

7.3.2.9 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.3.2.10 SPI2EN

t_u32 SPI2EN

SPI 2 clock enable.

This field enables the SPI 2 clock

7.3.2.11 SPI3EN

```
t_u32 SPI3EN
```

SPI 3 clock enable.

This field enables the SPI 3 clock

7.3.2.12 __pad2__

```
t_u32 __pad2__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.3.2.13 USART2EN

```
t_u32 USART2EN
```

USART 2 clock enable.

This field enables the USART 2 clock

7.3.2.14 USART3EN

```
t_u32 USART3EN
```

USART 3 clock enable.

This field enables the USART 3 clock

7.3.2.15 UART4EN

```
t_u32 UART4EN
```

UART 4 clock enable.

This field enables the UART 4 clock

7.3.2.16 UART5EN

```
t_u32 UART5EN
```

UART 5 clock enable.

This field enables the UART 5 clock

7.3.2.17 I2C1EN

t_u32 I2C1EN

I2C 1 clock enable.

This field enables the I2C 1 clock

7.3.2.18 I2C2EN

I2C 2 clock enable.

This field enables the I2C 2 clock

7.3.2.19 USBEN

t_u32 USBEN

USB clock enable.

This field enables the USB clock

7.3.2.20 __pad3__

t_u32 __pad3__

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.3.2.21 CANEN

t_u32 CANEN

CAN clock enable.

This field enables the CAN clock

7.3.2.22 __pad4__

```
t_u32 __pad4__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.3.2.23 BKPEN

```
t_u32 BKPEN
```

Backup interface clock enable.

This field enables the Backup interface clock

7.3.2.24 PWREN

```
t_u32 PWREN
```

Power interface clock enable.

This field enables the Power interface clock

7.3.2.25 DACEN

```
t_u32 DACEN
```

DAC interface clock enable.

This field enables the DAC interface clock

7.3.2.26 __pad5__

```
t_u32 __pad5__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.4 t_RCC_APB1RSTR Struct Reference

```
RCC APB1 peripheral reset register.
```

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_APB1RSTR:

Data Fields

```
• t u32 TIM2RST: 1
      TIM2 timer reset.
• t u32 TIM3RST: 1
     TIM3 timer reset.
• t u32 TIM4RST: 1
      TIM4 timer reset.

    t u32 TIM5RST: 1

      TIM5 timer reset.

    t u32 TIM6RST: 1

      TIM6 timer reset.

    t_u32 TIM7RST: 1

      TIM7 timer reset.
• t_u32 __pad0__: 5
     Reserved bit(s)
• t_u32 WWDGRST: 1
      Window watchdog reset.
• t_u32 __pad1__: 2
     Reserved bit(s)

    t_u32 SPI2RST: 1

     SPI 2 reset.
• t u32 SPI3RST: 1
     SPI 3 reset.

    t_u32 __pad2__: 1

     Reserved bit(s)
t_u32 USART2RST: 1
     USART 2 reset.
t_u32 USART3RST: 1
      USART 3 reset.
• t_u32 UART4RST: 1
     UART 4 reset.
• t_u32 UART5RST: 1
     UART 5 reset.

    t_u32 I2C1RST: 1

     I2C 1 reset.

    t_u32 I2C2RST: 1

     I2C 2 reset.

    t u32 USBRST: 1

     USB interface reset.
t_u32 __pad3__: 1
```

Reserved bit(s)

7.4.1 Detailed Description

RCC APB1 peripheral reset register.

7.4.2 Field Documentation

7.4.2.1 TIM2RST

```
t_u32 TIM2RST
```

TIM2 timer reset.

This field resets the TIM2 configuration registers

7.4.2.2 TIM3RST

```
t_u32 TIM3RST
```

TIM3 timer reset.

This field resets the TIM3 configuration registers

7.4.2.3 TIM4RST

```
t_u32 TIM4RST
```

TIM4 timer reset.

This field resets the TIM4 configuration registers

7.4.2.4 TIM5RST

```
t_u32 TIM5RST
```

TIM5 timer reset.

This field resets the TIM5 configuration registers

7.4.2.5 TIM6RST

```
t_u32 TIM6RST
```

TIM6 timer reset.

This field resets the TIM6 configuration registers

7.4.2.6 TIM7RST

```
t_u32 TIM7RST
```

TIM7 timer reset.

This field resets the TIM7 configuration registers

7.4.2.7 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.4.2.8 WWDGRST

```
t_u32 WWDGRST
```

Window watchdog reset.

This field resets the window watchdog configuration registers

7.4.2.9 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.4.2.10 SPI2RST

```
t_u32 SPI2RST
```

SPI 2 reset.

This field resets the SPI 2 configuration registers

7.4.2.11 SPI3RST

```
t_u32 SPI3RST
```

SPI 3 reset.

This field resets the SPI 3 configuration registers

7.4.2.12 __pad2__

```
t_u32 __pad2__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.4.2.13 USART2RST

t_u32 USART2RST

USART 2 reset.

This field resets the USART 2 configuration registers

7.4.2.14 USART3RST

t_u32 USART3RST

USART 3 reset.

This field resets the USART 3 configuration registers

7.4.2.15 UART4RST

t_u32 UART4RST

UART 4 reset.

This field resets the UART 4 configuration registers

7.4.2.16 UART5RST

t_u32 UART5RST

UART 5 reset.

This field resets the UART 5 configuration registers

7.4.2.17 I2C1RST

t_u32 I2C1RST

I2C 1 reset.

This field resets the I2C 1 configuration registers

7.4.2.18 I2C2RST

t_u32 I2C2RST

I2C 2 reset.

This field resets the I2C 2 configuration registers

7.4.2.19 USBRST

t_u32 USBRST

USB interface reset.

This field resets the USB interface configuration registers

7.4.2.20 __pad3__

```
t_u32 __pad3__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.4.2.21 CANRST

```
t_u32 CANRST
```

CAN reset.

This field resets the CAN configuration registers

7.4.2.22 __pad4__

```
t_u32 __pad4__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.4.2.23 BKPRST

```
t_u32 BKPRST
```

Backup interface reset.

This field resets the backup interface configuration registers

7.4.2.24 PWRRST

t_u32 PWRRST

Power interface reset.

This field resets the power interface configuration registers

7.4.2.25 DACRST

```
t_u32 DACRST
```

DAC interface reset.

This field resets the DAC interface configuration registers

```
7.4.2.26 __pad5__
```

```
t_u32 __pad5__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

MCAL/RCC/RCC_private.h

7.5 t_RCC_APB2ENR Struct Reference

RCC APB2 peripheral clock enable register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_APB2ENR:

Data Fields

```
• t u32 AFIOEN: 1
```

Alternate function I/O clock enable.

t_u32 __pad0__: 1

Reserved bit(s)

• t_u32 IOPAEN: 1

I/O port A clock enable.

• t_u32 IOPBEN: 1

I/O port B clock enable.

• t_u32 IOPCEN: 1

I/O port C clock enable.

• t u32 IOPDEN: 1

I/O port D clock enable.

t u32 IOPEEN: 1

I/O port E clock enable.

t_u32 IOPFEN: 1

I/O port F clock enable.

```
• t_u32 IOPGEN: 1
     I/O port G clock enable.
• t_u32 ADC1EN: 1
     ADC 1 interface clock enable.
• t_u32 ADC2EN: 1
     ADC 2 interface clock enable.
• t u32 TIM1EN: 1
     TIM1 Timer clock enable.
• t_u32 SPI1EN: 1
     SPI 1 clock enable.
• t_u32 __pad1__: 1
     Reserved bit(s)
• t_u32 USART1EN: 1
     USART1 clock enable.
• t_u32 ADC3EN: 1
     ADC 3 interface clock enable.
• t_u32 __pad2__: 16
     Reserved bit(s)
```

7.5.1 Detailed Description

RCC APB2 peripheral clock enable register.

7.5.2 Field Documentation

7.5.2.1 AFIOEN

```
t_u32 AFIOEN
```

Alternate function I/O clock enable.

This field enables the alternate function I/O clock

7.5.2.2 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.5.2.3 IOPAEN

t_u32 IOPAEN

I/O port A clock enable.

This field enables the I/O port A clock

7.5.2.4 IOPBEN

t_u32 IOPBEN

I/O port B clock enable.

This field enables the I/O port B clock

7.5.2.5 IOPCEN

t_u32 IOPCEN

I/O port C clock enable.

This field enables the I/O port C clock

7.5.2.6 IOPDEN

t_u32 IOPDEN

I/O port D clock enable.

This field enables the I/O port D clock

7.5.2.7 IOPEEN

t_u32 IOPEEN

I/O port E clock enable.

This field enables the I/O port E clock

7.5.2.8 IOPFEN

t_u32 IOPFEN

I/O port F clock enable.

This field enables the I/O port F clock

7.5.2.9 IOPGEN

```
t_u32 IOPGEN
```

I/O port G clock enable.

This field enables the I/O port G clock

7.5.2.10 ADC1EN

```
t_u32 ADC1EN
```

ADC 1 interface clock enable.

This field enables the ADC 1 interface clock

7.5.2.11 ADC2EN

```
t_u32 ADC2EN
```

ADC 2 interface clock enable.

This field enables the ADC 2 interface clock

7.5.2.12 TIM1EN

```
t_u32 TIM1EN
```

TIM1 Timer clock enable.

This field enables the TIM1 Timer clock

7.5.2.13 SPI1EN

```
t_u32 SPI1EN
```

SPI 1 clock enable.

This field enables the SPI 1 clock

7.5.2.14 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.5.2.15 USART1EN

```
t_u32 USART1EN
```

USART1 clock enable.

This field enables the USART1 clock

7.5.2.16 ADC3EN

```
t_u32 ADC3EN
```

ADC 3 interface clock enable.

This field enables the ADC 3 interface clock

7.5.2.17 __pad2__

```
t_u32 __pad2__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.6 t_RCC_APB2RSTR Struct Reference

RCC APB2 peripheral reset register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_APB2RSTR:

Data Fields

```
• t_u32 AFIORST: 1
     Alternate function I/O reset.
t_u32 __pad0__: 1
     Reserved bit(s)
• t_u32 IOPARST: 1
     IO port A reset.
• t_u32 IOPBRST: 1
     IO port B reset.
• t_u32 IOPCRST: 1
     IO port C reset.
• t_u32 IOPDRST: 1
     IO port D reset.
• t_u32 IOPERST: 1
     IO port E reset.
• t_u32 IOPFRST: 1
     IO port F reset.
• t_u32 IOPGRST: 1
     IO port G reset.

    t_u32 ADC1RST: 1

     ADC 1 interface reset.

    t_u32 ADC2RST: 1

     ADC 2 interface reset.

    t_u32 TIM1RST: 1

     TIM1 timer reset.
• t u32 SPI1RST: 1
     SPI 1 reset.
t_u32 __pad1__: 1
     Reserved bit(s)

    t_u32 USART1RST: 1

     USART1 reset.
• t_u32 ADC3RST: 1
     ADC 3 interface reset.
• t_u32 __pad2__: 16
     Reserved bit(s)
```

7.6.1 Detailed Description

RCC APB2 peripheral reset register.

7.6.2 Field Documentation

7.6.2.1 AFIORST

```
t_u32 AFIORST
```

Alternate function I/O reset.

This field resets the IO port configuration registers

7.6.2.2 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.6.2.3 IOPARST

```
t_u32 IOPARST
```

IO port A reset.

This field resets the IO port A configuration registers

7.6.2.4 IOPBRST

```
t_u32 IOPBRST
```

IO port B reset.

This field resets the IO port B configuration registers

7.6.2.5 IOPCRST

```
t_u32 IOPCRST
```

IO port C reset.

This field resets the IO port C configuration registers

7.6.2.6 IOPDRST

t_u32 IOPDRST

IO port D reset.

This field resets the IO port D configuration registers

7.6.2.7 IOPERST

t_u32 IOPERST

IO port E reset.

This field resets the IO port E configuration registers

7.6.2.8 IOPFRST

t_u32 IOPFRST

IO port F reset.

This field resets the IO port F configuration registers

7.6.2.9 IOPGRST

t_u32 IOPGRST

IO port G reset.

This field resets the IO port G configuration registers

7.6.2.10 ADC1RST

t_u32 ADC1RST

ADC 1 interface reset.

This field resets the ADC 1 configuration registers

7.6.2.11 ADC2RST

t_u32 ADC2RST

ADC 2 interface reset.

This field resets the ADC 2 configuration registers

7.6.2.12 TIM1RST

t_u32 TIM1RST

TIM1 timer reset.

This field resets the TIM1 configuration registers

7.6.2.13 SPI1RST

t_u32 SPI1RST

SPI 1 reset.

This field resets the SPI 1 configuration registers

7.6.2.14 __pad1__

t_u32 __pad1__

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.6.2.15 USART1RST

t_u32 USART1RST

USART1 reset.

This field resets the USART1 configuration registers

7.6.2.16 ADC3RST

t_u32 ADC3RST

ADC 3 interface reset.

This field resets the ADC 3 configuration registers

7.6.2.17 __pad2__

t_u32 __pad2__

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.7 t_RCC_BDCR Struct Reference

```
RCC Backup domain control register.
```

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_BDCR:

Data Fields

```
• t u32 LSEON: 1
     External Low Speed oscillator enable.

    t_u32 LSERDY: 1

     External Low Speed oscillator ready.

    t_u32 LSEBYP: 1

     External Low Speed oscillator bypass.
• t_u32 __pad0__: 5
     Reserved bit(s)

    t_u32 RTCSEL: 2

     RTC clock source selection.
• t_u32 __pad1__: 5
     Reserved bit(s)

    t_u32 RTCEN: 1

     RTC clock enable.
• t_u32 BDRST: 1
     Backup domain software reset.
• t_u32 __pad2__: 15
     Reserved bit(s)
```

7.7.1 Detailed Description

RCC Backup domain control register.

7.7.2 Field Documentation

7.7.2.1 LSEON

```
t_u32 LSEON
```

External Low Speed oscillator enable.

This field enables the external Low Speed oscillator (LSE)

7.7.2.2 LSERDY

```
t_u32 LSERDY
```

External Low Speed oscillator ready.

This field is set and cleared by hardware to indicate when the external Low Speed oscillator (LSE) is stable.

Warning

This field is read-only

7.7.2.3 LSEBYP

```
t_u32 LSEBYP
```

External Low Speed oscillator bypass.

This field is used to bypass the oscillator with an external clock.

7.7.2.4 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.7.2.5 RTCSEL

```
t_u32 RTCSEL
```

RTC clock source selection.

This field selects the clock source to be used for the RTC.

7.7.2.6 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.7.2.7 RTCEN

```
t_u32 RTCEN
```

RTC clock enable.

This field enables the RTC clock

7.7.2.8 BDRST

```
t_u32 BDRST
```

Backup domain software reset.

This field forces the Backup domain to reset.

7.7.2.9 __pad2__

```
t_u32 __pad2__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.8 t_RCC_CFGR Struct Reference

RCC clock configuration register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_CFGR:

Data Fields

```
• t_u32 SW: 2
     System clock switch.
• t_u32 SWS: 2
     System clock switch status.
• t_u32 HPRE: 4
     AHB prescaler.
• t_u32 PPRE1: 3
     APB Low speed prescaler (APB1)
• t_u32 PPRE2: 3
     APB high-speed prescaler (APB2)
• t_u32 ADCPRE: 2
     ADC prescaler.
• t_u32 PLLSRC: 1
     PLL entry/input clock source.
• t u32 PLLXTPRE: 1
     LSB of PLL division factor PREDIV1.
• t u32 PLLMUL: 4
     PLL multiplication factor.

    t_u32 USBPRE: 1

     USB prescaler.
t_u32 __pad0__: 1
     Reserved bit(s)
• t_u32 MCO: 3
     Microcontroller clock output.

    t_u32 __pad1__: 5

     Reserved bit(s)
```

7.8.1 Detailed Description

RCC clock configuration register.

7.8.2 Field Documentation

7.8.2.1 SW

t_u32 SW

System clock switch.

Select the system clock source

7.8.2.2 SWS

```
t_u32 SWS
```

System clock switch status.

These bits are set and cleared by hardware to inform about which clock source is used as the system clock

Warning

This field is read-only

7.8.2.3 HPRE

```
t_u32 HPRE
```

AHB prescaler.

Configure the AHB clock (HCLK) prescaler

7.8.2.4 PPRE1

```
t_u32 PPRE1
```

APB Low speed prescaler (APB1)

Configure the APB1 clock (PCLK1) prescaler

Warning

Max frequency for APB1 is 36 MHz

7.8.2.5 PPRE2

```
t_u32 PPRE2
```

APB high-speed prescaler (APB2)

Configure the APB2 clock (PCLK2) prescaler

Warning

Max frequency for APB2 is 72 MHz

7.8.2.6 ADCPRE

t_u32 ADCPRE

ADC prescaler.

Configure the ADC clock (ADCCLK) prescaler

Warning

Max frequency for ADC is 14 MHz

7.8.2.7 PLLSRC

t_u32 PLLSRC

PLL entry/input clock source.

Select the PLL input clock source

7.8.2.8 PLLXTPRE

t_u32 PLLXTPRE

LSB of PLL division factor PREDIV1.

Select the LSB of the division factor for PLL input clock

7.8.2.9 PLLMUL

t_u32 PLLMUL

PLL multiplication factor.

Configure the PLL multiplication factor

7.8.2.10 USBPRE

t_u32 USBPRE

USB prescaler.

Configure the USB clock (USBCLK) prescaler

7.8.2.11 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.8.2.12 MCO

```
t_u32 MCO
```

Microcontroller clock output.

Configure the MCO clock

7.8.2.13 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.9 t_RCC_CIR Struct Reference

RCC clock interrupt register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_CIR:

Data Fields

```
• t_u32 LSIRDYF: 1
     LSI ready interrupt flag.
• t_u32 LSERDYF: 1
     LSE ready interrupt flag.
• t_u32 HSIRDYF: 1
     HSI ready interrupt flag.
• t_u32 HSERDYF: 1
     HSE ready interrupt flag.
• t u32 PLLRDYF: 1
     PLL ready interrupt flag.
t_u32 __pad0__: 2
     Reserved bit(s)
• t u32 CSSF: 1
     Clock security system interrupt flag.
• t u32 LSIRDYIE: 1
     LSI ready interrupt enable.
• t u32 LSERDYIE: 1
     LSE ready interrupt enable.
• t_u32 HSIRDYIE: 1
     HSI ready interrupt enable.
• t u32 HSERDYIE: 1
     HSE ready interrupt enable.

 t_u32 PLLRDYIE: 1

     PLL ready interrupt enable.
t_u32 __pad1__: 3
     Reserved bit(s)
• t_u32 LSIRDYC: 1
     LSI ready interrupt clear.
t_u32 LSERDYC: 1
     LSE ready interrupt clear.
• t u32 HSIRDYC: 1
     HSI ready interrupt clear.

    t_u32 HSERDYC: 1

     HSE ready interrupt clear.
• t u32 PLLRDYC: 1
     PLL ready interrupt clear.

    t_u32 __pad2__: 2

     Reserved bit(s)
• t_u32 CSSC: 1
      Clock security system interrupt clear.
• t_u32 __pad3__: 8
     Reserved bit(s)
```

7.9.1 Detailed Description

RCC clock interrupt register.

7.9.2 Field Documentation

7.9.2.1 LSIRDYF

t_u32 LSIRDYF

LSI ready interrupt flag.

This field indicates whether the LSI oscillator is stable or not

Warning

This field is read-only

7.9.2.2 LSERDYF

t_u32 LSERDYF

LSE ready interrupt flag.

This field indicates whether the LSE oscillator is stable or not

Warning

This field is read-only

7.9.2.3 HSIRDYF

t_u32 HSIRDYF

HSI ready interrupt flag.

This field indicates whether the HSI oscillator is stable or not

Warning

This field is read-only

7.9.2.4 HSERDYF

```
t_u32 HSERDYF
```

HSE ready interrupt flag.

This field indicates whether the HSE oscillator is stable or not

Warning

This field is read-only

7.9.2.5 PLLRDYF

```
t_u32 PLLRDYF
```

PLL ready interrupt flag.

This field indicates whether the PLL oscillator is stable or not

Warning

This field is read-only

7.9.2.6 __pad0__

t_u32 __pad0__

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.9.2.7 CSSF

t_u32 CSSF

Clock security system interrupt flag.

This field indicates whether a failure is detected on the external 3.3 V oscillator

Warning

This field is read-only

7.9.2.8 LSIRDYIE

```
t_u32 LSIRDYIE
```

LSI ready interrupt enable.

This field enables the LSI ready interrupt

7.9.2.9 LSERDYIE

```
t_u32 LSERDYIE
```

LSE ready interrupt enable.

This field enables the LSE ready interrupt

7.9.2.10 HSIRDYIE

```
t_u32 HSIRDYIE
```

HSI ready interrupt enable.

This field enables the HSI ready interrupt

7.9.2.11 HSERDYIE

```
t_u32 HSERDYIE
```

HSE ready interrupt enable.

This field enables the HSE ready interrupt

7.9.2.12 PLLRDYIE

```
t_u32 PLLRDYIE
```

PLL ready interrupt enable.

This field enables the PLL ready interrupt

7.9.2.13 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.9.2.14 LSIRDYC

```
t_u32 LSIRDYC
```

LSI ready interrupt clear.

This field clears the LSI ready interrupt

7.9.2.15 LSERDYC

```
t_u32 LSERDYC
```

LSE ready interrupt clear.

This field clears the LSE ready interrupt

7.9.2.16 HSIRDYC

```
t_u32 HSIRDYC
```

HSI ready interrupt clear.

This field clears the HSI ready interrupt

7.9.2.17 HSERDYC

```
t_u32 HSERDYC
```

HSE ready interrupt clear.

This field clears the HSE ready interrupt

7.9.2.18 PLLRDYC

```
t_u32 PLLRDYC
```

PLL ready interrupt clear.

This field clears the PLL ready interrupt

7.9.2.19 __pad2__

```
t_u32 __pad2__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.9.2.20 CSSC

```
t_u32 CSSC
```

Clock security system interrupt clear.

This field clears the clock security system interrupt

```
7.9.2.21 __pad3__
```

```
t_u32 __pad3__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.10 t_RCC_CR Struct Reference

RCC clock control register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_CR:

Data Fields

```
• t u32 HSION: 1
```

Internal high-speed clock enable.

• t_u32 HSIRDY: 1

Internal high-speed clock ready flag.

t_u32 __pad0__: 1

Reserved bit(s)

• t_u32 HSITRIM: 5

Internal high-speed clock trimming.

• t_u32 HSICAL: 8

Internal high-speed clock calibration.

• t_u32 HSEON: 1

HSE clock enable.

t_u32 HSERDY: 1

External high-speed clock ready flag.

t_u32 HSEBYP: 1

External high-speed clock bypass.

t_u32 CSSON: 1

Clock security system enable.

t_u32 __pad1__: 4

Reserved bit(s)

t_u32 PLLON: 1

PLL enable.

• t_u32 PLLRDY: 1

PLL clock ready flag.

• t_u32 __pad2__: 6

Reserved bit(s)

7.10.1 Detailed Description

RCC clock control register.

7.10.2 Field Documentation

7.10.2.1 HSION

```
t_u32 HSION
```

Internal high-speed clock enable.

Enable or disable the internal high-speed clock (HSI)

7.10.2.2 HSIRDY

```
t_u32 HSIRDY
```

Internal high-speed clock ready flag.

Whether the internal high-speed clock is ready or not

Warning

This field is read-only

7.10.2.3 __pad0__

```
t_u32 __pad0__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.10.2.4 HSITRIM

```
t_u32 HSITRIM
```

Internal high-speed clock trimming.

Adjusts the internal high-speed clock (HSI) frequency in conjunction with the HSICAL field

Note

Default value: 16

7.10.2.5 HSICAL

```
t_u32 HSICAL
```

Internal high-speed clock calibration.

This field holds the factory calibration value

Warning

This field is read-only

7.10.2.6 HSEON

```
t_u32 HSEON
```

HSE clock enable.

Enable or disable the external high-speed clock (HSE)

7.10.2.7 HSERDY

```
t_u32 HSERDY
```

External high-speed clock ready flag.

Whether the external high-speed clock is ready or not

Warning

This field is read-only

7.10.2.8 HSEBYP

```
t_u32 HSEBYP
```

External high-speed clock bypass.

Bypass the oscillator with an external clock

7.10.2.9 CSSON

```
t_u32 CSSON
```

Clock security system enable.

Enable or disable the clock security system

7.10.2.10 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.10.2.11 PLLON

```
t_u32 PLLON
```

PLL enable.

Enable or disable the PLL

7.10.2.12 PLLRDY

```
t_u32 PLLRDY
```

PLL clock ready flag.

This bit is set by hardware to indicate that the PLL clock is locked

Warning

This field is read-only

```
7.10.2.13 __pad2__
```

```
t_u32 __pad2__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.11 t_RCC_CSR Struct Reference

RCC Control/status register.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_CSR:

Data Fields

```
• t_u32 LSION: 1
```

Internal low speed oscillator enable.

• t_u32 LSIRDY: 1

Internal low speed oscillator ready.

• t_u32 __pad0__: 22

Reserved bit(s)

t_u32 RMVF: 1

Remove reset flag.

• t_u32 __pad1__: 1

Reserved bit(s)

• t_u32 PINRSTF: 1

Pin reset flag.

• t_u32 PORRSTF: 1

POR/PDR reset flag.

t_u32 SFTRSTF: 1

Software reset flag.

• t_u32 IWDGRSTF: 1

Independent watchdog reset flag.

• t_u32 WWDGRSTF: 1

Window watchdog reset flag.

• t_u32 LPWRRSTF: 1

Low-power reset flag.

7.11.1 Detailed Description

RCC Control/status register.

7.11.2 Field Documentation

7.11.2.1 LSION

```
t_u32 LSION
```

Internal low speed oscillator enable.

This field enables the internal low speed oscillator (LSI)

7.11.2.2 LSIRDY

```
t_u32 LSIRDY
```

Internal low speed oscillator ready.

This field is set and cleared by hardware to indicate when the internal low speed oscillator (LSI) is stable.

Warning

This field is read-only

7.11.2.3 __pad0__

t_u32 __pad0__

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.11.2.4 RMVF

t_u32 RMVF

Remove reset flag.

This field resets the reset flags.

7.11.2.5 __pad1__

```
t_u32 __pad1__
```

Reserved bit(s)

Attention

This field is reserved and must be kept at reset value.

7.11.2.6 PINRSTF

```
t_u32 PINRSTF
```

Pin reset flag.

This field indicates that a reset has been caused by an NRST pin reset

Warning

This field is read-only

7.11.2.7 PORRSTF

```
t_u32 PORRSTF
```

POR/PDR reset flag.

This field indicates that a reset has been caused by a POR/PDR reset

Warning

This field is read-only

7.11.2.8 SFTRSTF

```
t_u32 SFTRSTF
```

Software reset flag.

This field indicates that a reset has been caused by a software reset

Warning

This field is read-only

7.11.2.9 IWDGRSTF

```
t_u32 IWDGRSTF
```

Independent watchdog reset flag.

This field indicates that a reset has been caused by an independent watchdog reset

Warning

This field is read-only

7.11.2.10 WWDGRSTF

```
t_u32 WWDGRSTF
```

Window watchdog reset flag.

This field indicates that a reset has been caused by a window watchdog reset

Warning

This field is read-only

7.11.2.11 LPWRRSTF

```
t_u32 LPWRRSTF
```

Low-power reset flag.

This field indicates that a reset has been caused by a low-power reset

Warning

This field is read-only

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h

7.12 t_RCC_RegisterMap Struct Reference

RCC Register Map.

```
#include "MCAL/RCC/RCC_private.h"
```

Collaboration diagram for t_RCC_RegisterMap:

Data Fields

• t_RCC_CR CR

Clock control register.

• t_RCC_CFGR CFGR

Clock configuration register.

• t_RCC_CIR CIR

Clock interrupt register.

• t_RCC_APB2RSTR APB2RSTR

RCC APB2 peripheral reset register.

• t_RCC_APB1RSTR APB1RSTR

RCC APB1 peripheral reset register.

• t_RCC_AHBENR AHBENR

RCC AHB peripheral clock register.

• t_RCC_APB2ENR APB2ENR

RCC APB2 peripheral clock enable register.

• t_RCC_APB1ENR APB1ENR

RCC APB1 peripheral clock enable register.

• t_RCC_BDCR BDCR

RCC Backup domain control register.

• t_RCC_CSR CSR

RCC Control/status register.

7.12.1 Detailed Description

RCC Register Map.

7.12.2 Field Documentation

7.12.2.1 CR

t_RCC_CR CR

Clock control register.

7.12.2.2 CFGR

t_RCC_CFGR CFGR

Clock configuration register.

7.12.2.3 CIR

t_RCC_CIR CIR

Clock interrupt register.

7.12.2.4 APB2RSTR

t_RCC_APB2RSTR APB2RSTR

RCC APB2 peripheral reset register.

7.12.2.5 APB1RSTR

t_RCC_APB1RSTR APB1RSTR

RCC APB1 peripheral reset register.

7.12.2.6 AHBENR

t_RCC_AHBENR AHBENR

RCC AHB peripheral clock register.

7.12.2.7 APB2ENR

t_RCC_APB2ENR APB2ENR

RCC APB2 peripheral clock enable register.

7.12.2.8 APB1ENR

t_RCC_APB1ENR APB1ENR

RCC APB1 peripheral clock enable register.

7.12.2.9 BDCR

t_RCC_BDCR BDCR

RCC Backup domain control register.

7.12.2.10 CSR

t_RCC_CSR CSR

RCC Control/status register.

The documentation for this struct was generated from the following file:

• MCAL/RCC/RCC_private.h



Chapter 8

File Documentation

8.1 APPS/APPS main.c File Reference

This file contains the implementation of the main function that is responsible for running the applications.

```
#include "APPS_main.h"
#include "../COTS/MCAL/RCC/RCC_interface.h"
#include "TestingGPIO/TestApp_TestingGPIO_main.h"
Include dependency graph for APPS_main.c:
```

Macros

- #define TESTING_APPLICATION_MAIN_FUNC(APP_NAME) vTestApp_##APP_NAME##_main()

 This macro is used to define the main function of the application.
- #define TestingGPIO

Functions

• void vAPPS_main (void)

This function is responsible for running the applications.

8.1.1 Detailed Description

This file contains the implementation of the main function that is responsible for running the applications.

Author

Mohamed Alaa

Version

1.0.0

Date

2023-06-16

8.1.2 Macro Definition Documentation

8.1.2.1 TESTING_APPLICATION_MAIN_FUNC

This macro is used to define the main function of the application.

This macro is used to define the main function of the application

Parameters

in APP_NAME	The name of the application
--------------------	-----------------------------

8.1.2.2 TestingGPIO

#define TestingGPIO

8.2 APPS/APPS_main.h File Reference

This file contains the prototypes of the main function of the testing applications.

This graph shows which files directly or indirectly include this file:

Functions

void vAPPS main (void)

This function is responsible for running the applications.

8.2.1 Detailed Description

This file contains the prototypes of the main function of the testing applications.

Author

Mohamed Alaa

This file contains the prototypes of the main function that is responsible for running the applications

Version

1.0.0

Date

2023-06-16

8.3 /github/workspace/README.md File Reference

8.4 APPS/README.md File Reference

8.5 APPS/TestingGPIO/TestApp_TestingGPIO_main.c File Reference

This file contains the main implementation for the TestApp_TestingGPIO application.

```
#include "TestApp_TestingGPIO_main.h"
#include "../../COTS/LIB/LSTD_TYPES.h"
#include "../../COTS/MCAL/RCC/RCC_interface.h"
#include "../../COTS/MCAL/GPIO/GPIO_interface.h"
Include dependency graph for TestApp_TestingGPIO_main.c:
```

Functions

void vTestApp_TestingGPIO_main (void)
 This function is the main function for the TestApp_TestingGPIO application.

8.5.1 Detailed Description

This file contains the main implementation for the TestApp_TestingGPIO application.

Author

Mohamed Alaa

Version

1.0.0

This file contains the main implementation for the TestApp_TestingGPIO application.

Date

2023-06-25

8.6 APPS/TestingGPIO/TestApp_TestingGPIO_main.h File Reference

This file contains the main header file for the TestApp_TestingGPIO application.

This graph shows which files directly or indirectly include this file:

Functions

void vTestApp_TestingGPIO_main (void)

This function is the main function for the TestApp_TestingGPIO application.

8.6.1 Detailed Description

This file contains the main header file for the TestApp_TestingGPIO application.

Author

Mohamed Alaa

Version

1.0.0

This file contains the main header file for the TestApp TestingGPIO application.

Date

2023-06-25

8.7 LIB/LSTD_BITMATH.h File Reference

This file contains the bit math manipulation macro-functions.

This graph shows which files directly or indirectly include this file:

Macros

```
    #define SET_BIT(REG, BITNUM) (REG) |= (1 << (BITNUM))</li>
    Set a certain bit's value.
```

• #define CLEAR_BIT(REG, BITNUM) (REG) &= \sim (1 << (BITNUM)) Clear a certain bit's value to.

#define TOGGLE_BIT(REG, BITNUM) (REG) [^]= (1 << (BITNUM))

Toggle a bit to 0 if it's 1, 1 otherwise.

#define GET_BIT(REG, BITNUM) (((REG) >> (BITNUM)) & 1)

Return the value of the bit whether it's 1 or $\it 0$

8.7.1 Detailed Description

This file contains the bit math manipulation macro-functions.

Author

Mohamed alaa

Version

1.0.0

Date

2023-06-18

8.8 LIB/LSTD COMPILER.h File Reference

This file contains the compiler standard macros.

This graph shows which files directly or indirectly include this file:

Macros

• #define CONST const

Declare a standard constant variable with the specified type.

• #define STATIC static

Declare a standard static variable/function.

#define VOLATILE volatile

Declare a standard volatile variable.

#define P2VAR(ptrtype) ptrtype *

Declare a pointer-to-variable with the specified type.

• #define P2CONST(ptrtype) CONST ptrtype *

Declare a constant pointer-to-variable with the specified type.

#define CONSTP2VAR(ptrtype) ptrtype *CONST

Declare a pointer-to-variable constant with the specified type.

#define CONSTP2CONST(ptrtype) CONST ptrtype *CONST

Declare a constant pointer-to-variable constant with the specified type.

#define P2FUNC(rettype, fctname) rettype(*fctname)

Declare a pointer-to-function with the specified return type.

8.8.1 Detailed Description

This file contains the compiler standard macros.

Author

Mohamed Alaa

Version

1.0.0

Date

2023-06-18

8.9 LIB/LSTD_HW_REGS.h File Reference

This file contains the hardware registers macro-functions for memory addresses mapping and accessing.

```
#include "LSTD_TYPES.h"
#include "LSTD_COMPILER.h"
```

Include dependency graph for LSTD_HW_REGS.h: This graph shows which files directly or indirectly include this file:

Macros

#define REGISTER_ADDRESS(ADDRESS, OFFSET) ((ADDRESS) + (OFFSET))

Placeholder for declaring a register address.

#define REGISTER(REG_TYPE, ADDRESS) (*(VOLATILE P2VAR(REG_TYPE))(ADDRESS))

Map to a certain register by its address in the memory.

• #define REGISTER_U8(ADDRESS) REGISTER(t_u8, ADDRESS)

Map to a certain register by its 8-bit address in the memory (used for 8-bit registers)

• #define REGISTER_U16(ADDRESS) REGISTER(t_u16, ADDRESS)

Map to a certain register by its 16-bit address in the memory (used for 16-bit registers)

• #define REGISTER_U32(ADDRESS) REGISTER(t_u32, ADDRESS)

Map to a certain register by its 32-bit address in the memory (used for 32-bit registers)

8.9.1 Detailed Description

This file contains the hardware registers macro-functions for memory addresses mapping and accessing.

Author

Mohamed Alaa

Version

1.0.0

Date

2023-06-18

8.10 LIB/LSTD_SHARED.h File Reference

Shared library for all the standard types.

```
#include "LSTD_TYPES.h"
```

Include dependency graph for LSTD SHARED.h: This graph shows which files directly or indirectly include this file:

Macros

#define SET_REGISTER_BIT_STATUS(PERPH, REG, BIT, BSTATUS) (PERPH.REG.BIT = (BSTATUS == TRUE) ? 1U:0U)

Set register bit status (1 or 0)

8.10.1 Detailed Description

Shared library for all the standard types.

Author

Mohamed Alaa

Version

1.0.0

Date

2023-06-24

8.11 LIB/LSTD_TYPES.h File Reference

This file contains the standard data types.

This graph shows which files directly or indirectly include this file:

Typedefs

• typedef unsigned char t_bool

Type definition for boolean.

• typedef unsigned char t_u8

Type definition for 8-bit unsigned INT.

• typedef signed char t_s8

Type definition for 8-bit signed INT.

• typedef unsigned char t_c8

Type definition for 8-bit char.

typedef unsigned short int t_u16

Type definition for 16-bit unsigned int.

typedef signed short int t_s16

Type definition for 16-bit signed INT.

typedef unsigned int t_u32

Type definition for 32-bit unsigned int.

• typedef signed int t_s32

Type definition for 32-bit signed INT.

typedef unsigned long int t_u64

Type definition for 64-bit unsigned int.

• typedef signed long int t_s64

Type definition for 64-bit signed int.

typedef float t_fl32

Type definition for 32-bit float.

• typedef double t_fl64

Type definition for 64-bit float.

8.11.1 Detailed Description

This file contains the standard data types.

Author

Mohamed Alaa

Version

1.0.0

Date

2023-06-18

8.12 LIB/LSTD_VALUES.h File Reference

This file contains the standard values.

```
#include "LSTD_TYPES.h"
#include "LSTD_COMPILER.h"
```

Include dependency graph for LSTD_VALUES.h: This graph shows which files directly or indirectly include this file:

Macros

```
• #define TRUE ((t_bool)1)
```

Type definition for TRUE.

#define FALSE ((t_bool)0)

Type definition for FALSE.

• #define NULL ((P2VAR(void))0)

Type definition for NULL.

8.12.1 Detailed Description

This file contains the standard values.

Author

Mohamed Alaa

Version

1.0.0

Date

2023-06-18

8.13 MCAL/GPIO/GPIO_config.h File Reference

This file contains the configuration parameters for the GPIO module.

```
#include "GPIO_interface.h"
```

Include dependency graph for GPIO_config.h: This graph shows which files directly or indirectly include this file:

Macros

• #define DEFAULT_PIN_INPUT_TYPE (GPIO_Input_Type_Pull_Down)

The default input type for the GPIO pins.

• #define DEFAULT_PIN_OUTPUT_TYPE (GPIO_Output_Type_Push_Pull)

The default output type for the GPIO pins.

8.13.1 Detailed Description

This file contains the configuration parameters for the GPIO module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the configuration parameters for the GPIO module.

Date

2023-06-25

8.14 MCAL/GPIO/GPIO interface.h File Reference

This file is the interface file for the GPIO module.

This graph shows which files directly or indirectly include this file:

Enumerations

```
• enum t GPIO Ports {
 GPIO_Ports_A = 0, GPIO_Ports_B, GPIO_Ports_C, GPIO_Ports_D,
 GPIO_Ports_E , GPIO_Ports_F , GPIO_Ports_G }
    GPIO Ports.
• enum t GPIO Pins {
 GPIO Pins 0 = 0, GPIO Pins 1, GPIO Pins 2, GPIO Pins 3,
 GPIO Pins 4, GPIO Pins 5, GPIO Pins 6, GPIO Pins 7,
 GPIO Pins 8, GPIO Pins 9, GPIO Pins 10, GPIO Pins 11
 GPIO_Pins_12, GPIO_Pins_13, GPIO_Pins_14, GPIO_Pins_15}
    GPIO Pins.

    enum t_GPIO_Direction { GPIO_Direction_Input = 0 , GPIO_Direction_Output_10MHz , GPIO_Direction_Output_2MHz

 , GPIO Direction Output 50MHz }
     GPIO Direction.

    enum t GPIO Output Type { GPIO Output Type Push Pull = 0 , GPIO Output Type Open Drain ,

 GPIO_Output_Type_Alternate_Push_Pull, GPIO_Output_Type_Alternate_Open_Drain }
     GPIO Output Type.

    enum t GPIO Input Type {GPIO Input Type Analog = 0, GPIO Input Type Floating, GPIO Input Type Pull Down

  , GPIO Input Type Pull Up }
    GPIO Input Type.

    enum t_GPIO_Value { GPIO_Value_Low = 0 , GPIO_Value_High }

    GPIO Pin Value.
```

Functions

- void GPIO_vSetPinDirection (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Direction tDirection)
 This function is used to set the direction of a GPIO pin.
- void GPIO_vSetPinInputType (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Input_Type tInputType)
- This function is used to set the input type of a GPIO pin.

 void GPIO_vSetPinOutputType (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Output_Type tOutputType)

This function is used to set the output type of a GPIO pin.

• void GPIO_vSetPinValue (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Value tValue)

This function is used to set the value of a GPIO pin.

t_GPIO_Value GPIO_tGetPinValue (t_GPIO_Ports tPort, t_GPIO_Pins tPin)

This function is used to get the value of a GPIO pin.

8.14.1 Detailed Description

This file is the interface file for the GPIO module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the prototypes of the functions of the GPIO module.

Date

2023-06-25

8.15 MCAL/GPIO/GPIO private.h File Reference

This file contains the private macros and registers for the GPIO module.

```
#include "../../LIB/LSTD_TYPES.h"
#include "../../LIB/LSTD HW REGS.h"
```

Include dependency graph for GPIO_private.h: This graph shows which files directly or indirectly include this file:

Data Structures

struct t_GPIOx_RegisterMap
 GPIO Register Map.

Macros

- #define BASE_ADDRESS_PORT_A REGISTER_ADDRESS(0x40010800, 0)

 Base Address of Port A.
- #define GPIO_A REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_A)

 GPIO Port A.
- #define BASE_ADDRESS_PORT_B REGISTER_ADDRESS(0x40010C00, 0)
 Base Address of Port B.
- #define GPIO_B REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_B)

 GPIO Port B.
- #define BASE_ADDRESS_PORT_C REGISTER_ADDRESS(0x40011000, 0)
 Base Address of Port C.
- #define GPIO_C REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_C)
 GPIO Port C.
- #define BASE_ADDRESS_PORT_D REGISTER_ADDRESS(0x40011400, 0)
 Base Address of Port D.
- #define GPIO_D REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_D)
 GPIO Port D.
- #define BASE_ADDRESS_PORT_E REGISTER_ADDRESS(0x40011800, 0)

 Base Address of Port E.
- #define GPIO_E REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_E)

 GPIO Port E.
- #define BASE_ADDRESS_PORT_F REGISTER_ADDRESS(0x40011C00, 0)
- Base Address of Port F.

 #define GPIO_F REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_F)
- GPIO Port F.

 #define BASE_ADDRESS_PORT_G REGISTER_ADDRESS(0x40012000, 0)
- Base Address of Port G.
 #define GPIO_G REGISTER(t_GPIOx_RegisterMap, BASE_ADDRESS_PORT_G)
 GPIO Port G.
- #define PIN SHIFT VALUE (4)

Pin Shift Value.

#define PIN_RESET_MASK_VALUE ((t_u32)0x0000000FU)

Pin Reset Mask Value.

#define PIN_RESET_CONFIGURATION_MASK_VALUE ((t_u32)0x0000000CU)

Pin Reset Configuration Mask Value.

```
    #define PIN_RESET_ODR_MASK_VALUE ((t_u32)0x0000001U)
```

Pin Reset ODR Mask Value.

• #define PIN_CONFIGURATION_BITS_SHIFT_VALUE (2)

Pin Mode Bits Shift Value.

#define PIN_RESET_SHIFT_VALUE (16)

Pin Reset Shift Value.

- #define PIN_RESET_MASK(GPIO_PIN_SPAN) ~(PIN_RESET_MASK_VALUE << GPIO_PIN_SPAN)
 Pin Reset Mask.
- #define PIN_RESET_CONFIGURATIONS_MASK(GPIO_PIN_SPAN) \sim (PIN_RESET_CONFIGURATION_MASK_VALUE << GPIO_PIN_SPAN)

Pin Reset Configurations Mask.

 #define PIN_RESET_ODR_MASK(GPIO_PIN_SPAN) ~(PIN_RESET_ODR_MASK_VALUE << GPIO_← PIN_SPAN)

Pin Reset ODR Mask.

8.15.1 Detailed Description

This file contains the private macros and registers for the GPIO module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the private macros and registers for the GPIO module.

Date

2023-06-25

8.16 MCAL/GPIO/GPIO_program.c File Reference

This file contains the implementation for the GPIO module.

```
#include "../../LIB/LSTD_TYPES.h"
#include "../../LIB/LSTD_COMPILER.h"
#include "../../LIB/LSTD_BITMATH.h"
#include "../../LIB/LSTD_VALUES.h"
#include "GPIO_private.h"
#include "GPIO_interface.h"
#include "GPIO_config.h"
Include dependency graph for GPIO_program.c:
```

Macros

#define IS_PIN_IN_LOW_REGISTER(GPIO_PIN) (GPIO_PIN <= GPIO_Pins_7)
 Check if the pin is in the low register.

Functions

- static void GPIO_vGetPortAddress (t_GPIO_Ports tPort, t_GPIOx_RegisterMap **ppu32PortBaseAddress)

 This function gets the base address of a GPIO port.
- static t_u8 GPIO_vGetPinSpan (t_GPIO_Pins tPin)

This function gets the pin span.

 static void GPIO_vSetPinInputTypePullUpDown (t_GPIOx_RegisterMap *pu32PortBaseAddress, t_GPIO_Pins tPin, t_GPIO_Input_Type tInputType)

This function is used to set the pin input type.

 $\bullet \ \ void\ GPIO_vSetPinDirection\ (t_GPIO_Ports\ tPort,\ t_GPIO_Pins\ tPin,\ t_GPIO_Direction\ tDirection)\\$

This function is used to set the direction of a GPIO pin.

• void GPIO_vSetPinInputType (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Input_Type tInputType)

This function is used to set the input type of a GPIO pin.

void GPIO_vSetPinOutputType (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Output_Type tOutputType)

This function is used to set the output type of a GPIO pin.

• void GPIO_vSetPinValue (t_GPIO_Ports tPort, t_GPIO_Pins tPin, t_GPIO_Value tValue)

This function is used to set the value of a GPIO pin.

• t GPIO Value GPIO tGetPinValue (t GPIO Ports tPort, t GPIO Pins tPin)

This function is used to get the value of a GPIO pin.

8.16.1 Detailed Description

This file contains the implementation for the GPIO module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the implementation for the GPIO module.

Date

2023-06-25

8.16.2 Macro Definition Documentation

8.16.2.1 IS_PIN_IN_LOW_REGISTER

Check if the pin is in the low register.

This macro checks if the pin is in the low register (CRL)

Parameters

in	GPIO_PIN	The pin to check if it is in the low register (CRL) or not
----	----------	--

8.16.3 Function Documentation

8.16.3.1 GPIO_vGetPortAddress()

This function gets the base address of a GPIO port.

This function gets the base address of a GPIO port

Parameters

in	tPort	The GPIO port to get its base address
out	ppu32PortBaseAddress	The base address of the GPIO port

```
33 {
34
      P2VAR(VOLATILE t_GPIOx_RegisterMap)
35
      pu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))NULL;
36
37
      switch (tPort)
38
      case GPIO_Ports_A:
39
40
         pu32PortBaseAddress = &GPIO_A;
42
      case GPIO_Ports_B:
       pu32PortBaseAddress = &GPIO_B;
43
44
      case GPIO_Ports_C:
45
        pu32PortBaseAddress = &GPIO_C;
46
          break;
      case GPIO_Ports_D:
48
49
        pu32PortBaseAddress = &GPIO_D;
     break;
case GPIO_Ports_E:
50
51
        pu32PortBaseAddress = &GPIO_E;
52
           break;
     case GPIO_Ports_F:
      pu32PortBaseAddress = &GPIO_F;
55
      break;
case GPIO_Ports_G:
56
57
       pu32PortBaseAddress = &GPIO_G;
58
          break;
60
      default:
61
62
63
      *ppu32PortBaseAddress = (P2VAR(t_GPIOx_RegisterMap))pu32PortBaseAddress;
64
```

References GPIO_A, GPIO_B, GPIO_C, GPIO_D, GPIO_E, GPIO_F, GPIO_G, GPIO_Ports_A, GPIO_Ports_B, GPIO_Ports_C, GPIO_Ports_D, GPIO_Ports_E, GPIO_Ports_F, GPIO_Ports_G, NULL, P2VAR, and VOLATILE.

Referenced by GPIO_tGetPinValue(), GPIO_vSetPinDirection(), GPIO_vSetPinInputType(), GPIO_vSetPinOutputType(), and GPIO_vSetPinValue().

Here is the caller graph for this function:

8.16.3.2 GPIO_vGetPinSpan()

This function gets the pin span.

This function gets the pin span, which is the number of bits to shift to reach the target pin mode and configuration bits

Parameters

```
in tPin The target pin
```

Returns

t_u8 The pin span

```
74 {
75     /* Get the pin span (the number of bits to shift to reach the target pin mode and configuration bits)
     */
76     return (t_u8)(((tPin <= GPIO_Pins_7) ? tPin : (tPin - GPIO_Pins_8)) * PIN_SHIFT_VALUE);
77 }</pre>
```

References GPIO_Pins_7, GPIO_Pins_8, and PIN_SHIFT_VALUE.

Referenced by GPIO_vSetPinDirection(), GPIO_vSetPinInputType(), and GPIO_vSetPinOutputType().

Here is the caller graph for this function:

8.16.3.3 GPIO_vSetPinInputTypePullUpDown()

This function is used to set the pin input type.

This function is used to set the pin input type in case of it is pull-up or pull-down in the ODR register

Parameters

ir	n	pu32PortBaseAddress	The base address of the GPIO port
ir	n	tPin	The target pin
ir	n	tInputType	The input type of the target pin (pull-up or pull-down)

See also

t_GPIO_Input_Type

```
88 {
89     if (tInputType >= GPIO_Input_Type_Pull_Down)
90     {
91         /* Get the pin input type (pull-up or pull-down) */
92         t_u8 u8PinInputType = GET_BIT(tInputType, 0);
```

References GET_BIT, GPIO_Input_Type_Pull_Down, t_GPIOx_RegisterMap::ODR, and PIN_RESET_ODR_MASK.

Referenced by GPIO vSetPinInputType().

Here is the caller graph for this function:

8.17 MCAL/index.h File Reference

8.18 MCAL/RCC/RCC_config.h File Reference

This file contains the configuration parameters for the RCC module.

```
#include "../../LIB/LSTD_VALUES.h"
#include "RCC_interface.h"
```

Include dependency graph for RCC_config.h: This graph shows which files directly or indirectly include this file:

Macros

• #define RCC_PLL_SRC (RCC_PLLSource_HSE)

This macro defines the PLL source.

#define RCC_PLL_MUL (RCC_PLLMulFactors_9)

This macro defines the PLL multiplication factor.

#define RCC_PLL_HSE_DIVIDE_BY_2 (TRUE)

This macro defines the PLL entry HSE divider.

#define RCC_SYSTEM_CLOCK_SOURCE (RCC_SystemClock_PLL)

This macro defines the system clock source.

#define RCC MCO SOURCE (RCC MCOSources NoClock)

This macro defines the MCO source.

• #define RCC_ADC_PRESCALER (RCC_ADCPrescaler_DividedBy4)

This macro defines the ADC clock prescaler.

#define RCC_AHB_PRESCALER (RCC_AHBPrescaler_NotDivided)

This macro defines the AHB clock prescaler.

#define RCC_APB1_PRESCALER (RCC_APBPrescaler_NotDivided)

This macro defines the APB1 clock prescaler.

#define RCC_APB2_PRESCALER (RCC_APBPrescaler_NotDivided)

This macro defines the APB2 clock prescaler.

• #define RCC_USB_PRESCALER (RCC_USBPrescaler_1)

This macro defines the USB clock prescaler.

#define RCC_ENABLE_CSS (FALSE)

This macro defines the clock security system state.

8.18.1 Detailed Description

This file contains the configuration parameters for the RCC module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the configuration parameters for the RCC module.

Date

2023-06-18

8.19 MCAL/RCC/RCC_interface.h File Reference

This file is the interface file for the RCC module.

This graph shows which files directly or indirectly include this file:

Enumerations

```
    enum RCC_PLLMulFactors {

 RCC_PLLMulFactors_2 = 0, RCC_PLLMulFactors_3, RCC_PLLMulFactors_4, RCC_PLLMulFactors_5,
 RCC_PLLMulFactors_6, RCC_PLLMulFactors_7, RCC_PLLMulFactors_8, RCC_PLLMulFactors_9,
 RCC PLLMulFactors 10, RCC PLLMulFactors 11, RCC PLLMulFactors 12, RCC PLLMulFactors 13,
 RCC PLLMulFactors 14, RCC PLLMulFactors 15, RCC PLLMulFactors 16}
     This enum contains the multiplication factors of the PLL.

    enum RCC AHBPrescaler {

 RCC AHBPrescaler NotDivided = 0, RCC AHBPrescaler DividedBy2 = 0b1000, RCC AHBPrescaler DividedBy4
  , RCC_AHBPrescaler_DividedBy8,
 RCC_AHBPrescaler_DividedBy16, RCC_AHBPrescaler_DividedBy64, RCC_AHBPrescaler_DividedBy128
  , RCC AHBPrescaler DividedBy256,
 RCC AHBPrescaler DividedBy512 }
     This enum contains the prescaler factors of the AHB bus.

    enum RCC APBPrescaler {

 RCC_APBPrescaler_NotDivided = 0, RCC_APBPrescaler_DividedBy2 = 0b100, RCC_APBPrescaler_DividedBy4
  , RCC_APBPrescaler_DividedBy8 ,
 RCC_APBPrescaler_DividedBy16 }
     This enum contains the prescaler factors of the APB (1 & 2) bus.
• enum RCC_ADCPrescaler { RCC_ADCPrescaler_DividedBy2 = 0 , RCC_ADCPrescaler_DividedBy4 ,
 RCC_ADCPrescaler_DividedBy6, RCC_ADCPrescaler_DividedBy8}
     This enum contains the prescaler factors of the ADC bus.

    enum RCC SystemClock { RCC SystemClock HSI = 0, RCC SystemClock HSE, RCC SystemClock PLL

 }
     This enum contains the system clock sources.
• enum RCC_PLLSource { RCC_PLLSource_HSI_DividedBy2 = 0 , RCC_PLLSource_HSE }
```

```
This enum contains the PLL clock sources.
enum RCC MCOSources {
 RCC_MCOSources_NoClock = 0, RCC_MCOSources_SystemClock = 0b100, RCC_MCOSources_HSI,
 RCC_MCOSources_HSE,
 RCC_MCOSources_PLL_DividedBy2 }
     This enum contains the MCO sources.

    enum RCC USBPrescaler { RCC USBPrescaler 1 5 = 0 , RCC USBPrescaler 1 }

     This enum contains the USB prescaler factors.

    enum t RCC APB2Peripherals {

 RCC APB2Peripherals AFIO = 0, RCC APB2Peripherals PORTA = 2, RCC APB2Peripherals PORTB,
 RCC_APB2Peripherals_PORTC,
 RCC_APB2Peripherals_PORTD , RCC_APB2Peripherals_PORTE , RCC_APB2Peripherals_PORTF ,
 RCC APB2Peripherals PORTG,
 RCC_APB2Peripherals_ADC1, RCC_APB2Peripherals_ADC2, RCC_APB2Peripherals_TIM1, RCC_APB2Peripherals_SPI1
 RCC_APB2Peripherals_USART1 = 14 , RCC_APB2Peripherals_ADC3 }
     This enum contains the APB2 peripherals that are connected to the APB2 bus.
enum t RCC APB1Peripherals {
 RCC APB1Peripherals TIM2 = 0 , RCC APB1Peripherals TIM3 , RCC APB1Peripherals TIM4 ,
 RCC APB1Peripherals TIM5,
 RCC_APB1Peripherals_TIM6 , RCC_APB1Peripherals_TIM7 , RCC_APB1Peripherals_WWDG = 11 ,
 RCC_APB1Peripherals_SPI2 = 14,
 RCC_APB1Peripherals_SPI3, RCC_APB1Peripherals_USART2 = 17, RCC_APB1Peripherals_USART3,
 RCC_APB1Peripherals_UART4,
 RCC_APB1Peripherals_UART5, RCC_APB1Peripherals_I2C1, RCC_APB1Peripherals_I2C2, RCC_APB1Peripherals_USB
 RCC APB1Peripherals CAN = 25 , RCC APB1Peripherals BKP = 27 , RCC APB1Peripherals PWR ,
 RCC APB1Peripherals DAC }
     This enum contains the APB1 peripherals that are connected to the APB1 bus.

    enum t_RCC_AHBPeripherals { RCC_AHBPeripherals_DMA1 = 0 , RCC_AHBPeripherals_DMA2 ,

 RCC_AHBPeripherals_CRC = 5 }
     This enum contains the AHB peripherals that are connected to the AHB bus.
```

Functions

void RCC_vlnit (void)

This function initializes the RCC peripheral.

void RCC_vEnablePeripheralABP2 (t_RCC_APB2Peripherals enuPeripheral)

This function enables the clock of a peripheral connected to the APB2 bus.

void RCC_vDisablePeripheralABP2 (t_RCC_APB2Peripherals enuPeripheral)

This function disables the clock of a peripheral connected to the APB2 bus.

• void RCC vEnablePeripheralABP1 (t RCC APB1Peripherals enuPeripheral)

This function enables the clock of a peripheral connected to the APB1 bus.

void RCC_vDisablePeripheralABP1 (t_RCC_APB1Peripherals enuPeripheral)

This function disables the clock of a peripheral connected to the APB1 bus.

void RCC_vEnablePeripheralAHB (t_RCC_AHBPeripherals enuPeripheral)

This function enables the clock of a peripheral connected to the AHB bus.

void RCC_vDisablePeripheralAHB (t_RCC_AHBPeripherals enuPeripheral)

This function disables the clock of a peripheral connected to the AHB bus.

8.19.1 Detailed Description

This file is the interface file for the RCC module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the prototypes of the functions of the RCC module.

Date

2023-06-18

8.20 MCAL/RCC/RCC_private.h File Reference

This file contains the private macros and registers for the RCC module.

```
#include "../../LIB/LSTD_HW_REGS.h"
#include "../../LIB/LSTD_TYPES.h"
#include "../../LIB/LSTD_VALUES.h"
#include "../../LIB/LSTD_SHARED.h"
Include dependency graph for RCC private.h:
```

8.21 MCAL/RCC/RCC_program.c File Reference

This file contains the implementation for the RCC module.

```
#include "../../LIB/LSTD_TYPES.h"
#include "../../LIB/LSTD_BITMATH.h"
#include "../../LIB/LSTD_COMPILER.h"
#include "../../LIB/LSTD_VALUES.h"
#include "RCC_private.h"
#include "RCC_interface.h"
#include "RCC_config.h"
Include dependency graph for RCC_program.c:
```

Functions

static void RCC vInitHSEClock (void)

This function initializes the HSE clock.

static void RCC_vInitHSIClock (void)

This function initializes the HSI clock.

static void RCC_vInitPLL (void)

This function initializes the PLL clock.

static void RCC vInitSystemClock (void)

This function initializes the system clock.

static void RCC_vInitMCO (void)

This function initializes the MCO.

• static void RCC_vSetAPB2PeripheralClockStatus (t_RCC_APB2Peripherals enuPeripheral, t_bool bStatus)

This function initializes a certain peripheral clock on APB2 bus.

• static void RCC_vSetAPB1PeripheralClockStatus (t_RCC_APB1Peripherals enuPeripheral, t_bool bStatus)

This function initializes a certain peripheral clock on APB1 bus.

 $\bullet \ \ static\ void\ RCC_vSetAHBPeripheralClockStatus\ (t_RCC_AHBPeripherals\ enuPeripheral,\ t_bool\ bStatus)$

This function initializes a certain peripheral clock on AHB bus.

static void RCC_vSetADCPreScaler (void)

This function sets the ADC prescaler.

static void RCC_vSetUSBPrescaler (void)

This function sets the USB prescaler.

static void RCC_vSetAHBPrescaler (void)

This function sets the AHB prescaler.

static void RCC vSetAPB1Prescaler (void)

This function sets the APB1 prescaler.

• static void RCC vSetAPB2Prescaler (void)

This function sets the APB2 prescaler.

void RCC_vInit (void)

This function initializes the RCC peripheral.

void RCC_vEnablePeripheralABP2 (t_RCC_APB2Peripherals enuPeripheral)

This function enables the clock of a peripheral connected to the APB2 bus.

void RCC_vDisablePeripheralABP2 (t_RCC_APB2Peripherals enuPeripheral)

This function disables the clock of a peripheral connected to the APB2 bus.

• void RCC_vEnablePeripheralABP1 (t_RCC_APB1Peripherals enuPeripheral)

This function enables the clock of a peripheral connected to the APB1 bus.

void RCC_vDisablePeripheralABP1 (t_RCC_APB1Peripherals enuPeripheral)
 This function disables the clock of a peripheral connected to the APB1 bus.

• void RCC vEnablePeripheralAHB (t RCC AHBPeripherals enuPeripheral)

This function enables the clock of a peripheral connected to the AHB bus.

void RCC_vDisablePeripheralAHB (t_RCC_AHBPeripherals enuPeripheral)

This function disables the clock of a peripheral connected to the AHB bus.

8.21.1 Detailed Description

This file contains the implementation for the RCC module.

Author

Mohamed Alaa

Version

1.0.0

This file contains the implementation for the RCC module.

Date

2023-06-18

8.21.2 Function Documentation

8.21.2.1 RCC_vInitHSEClock()

This function initializes the HSE clock.

This function initializes the HSE clock and waits until it is ready

```
/* Enable HSE bypass */
24
       RCC.CR.HSEBYP = TRUE;
25
       /* Enable HSE */
26
      RCC.CR.HSEON = TRUE;
28
      /* Wait until HSE is ready */
29
      while (RCC.CR.HSERDY == FALSE)
30
31
      if (RCC_ENABLE_CSS == TRUE)
32
33
      {
           /* Enable CSS */
35
          RCC.CR.CSSON = TRUE;
36
37
      else
38
           /* Disable CSS */
39
40
           RCC.CR.CSSON = FALSE;
41
42 }
```

References FALSE, RCC, RCC_ENABLE_CSS, and TRUE.

Referenced by RCC_vInit(), and RCC_vInitPLL().

Here is the caller graph for this function:

8.21.2.2 RCC_vInitHSIClock()

This function initializes the HSI clock.

This function initializes the HSI clock and waits until it is ready

```
49 {
50     /* Enable HSI */
51     RCC.CR.HSION = TRUE;
52     /* Wait until HSI is ready */
53     while (RCC.CR.HSIRDY == FALSE)
54     ;
55 }
```

References FALSE, RCC, and TRUE.

Referenced by RCC_vInit(), and RCC_vInitPLL().

8.21.2.3 RCC_vInitPLL()

This function initializes the PLL clock.

This function initializes the PLL clock and waits until it is ready

```
if (RCC_PLL_SRC == RCC_PLLSource_HSE)
65
           RCC_vInitHSEClock();
66
       else if (RCC_PLL_SRC == RCC_PLLSource_HSI_DividedBy2)
67
68
           RCC_vInitHSIClock();
70
       else
71
72
73
           /* Do nothing */
74
      }
75
       /* Set PLL source to HSE */
77
       RCC.CFGR.PLLSRC = RCC_PLL_SRC;
78
       /\star Set PLL multiplication factor \star/
      RCC.CFGR.PLLMUL = RCC_PLL_MUL;
/* Set PLL entry HSE divider */
79
80
      RCC.CFGR.PLLXTPRE = RCC_PLL_HSE_DIVIDE_BY_2;
       /* Enable PLL */
       RCC.CR.PLLON = TRUE;
       /* Wait until PLL is ready */
84
8.5
       while (RCC.CR.PLLRDY == FALSE)
86
```

References FALSE, RCC, RCC_PLL_HSE_DIVIDE_BY_2, RCC_PLL_MUL, RCC_PLL_SRC, RCC_PLLSource_HSE, RCC_PLLSource_HSI_DividedBy2, RCC_vlnitHSEClock(), RCC_vlnitHSIClock(), and TRUE.

Referenced by RCC_vInit().

Here is the call graph for this function: Here is the caller graph for this function:

8.21.2.4 RCC vInitSystemClock()

This function initializes the system clock.

This function initializes the system clock

```
94 {
95    /* Set system clock source */
96    RCC.CFGR.SW = RCC_SYSTEM_CLOCK_SOURCE;
97    /* Wait until system clock source is set */
98    while (RCC.CFGR.SWS != RCC_SYSTEM_CLOCK_SOURCE)
99    ;
100 }
```

References RCC, and RCC_SYSTEM_CLOCK_SOURCE.

Referenced by RCC_vInit().

8.21.2.5 RCC_vInitMCO()

This function initializes the MCO.

This function initializes the MCO (Microcontroller Clock Output) and waits until it is ready

```
108 /* Set MCO source */
109 RCC.CFGR.MCO = RCC_MCO_SOURCE;
110 }
```

References RCC, and RCC MCO SOURCE.

Referenced by RCC_vInit().

Here is the caller graph for this function:

8.21.2.6 RCC_vSetAPB2PeripheralClockStatus()

This function initializes a certain peripheral clock on APB2 bus.

This function initializes a certain peripheral clock on APB2 bus

Parameters

in	enuPeripheral	Peripheral to enable/disable its clock
in	bStatus	Enable/Disable peripheral clock

See also

RCC_APB2Peripherals

```
120 {
121
        switch (enuPeripheral)
122
       case RCC_APB2Peripherals_AFI0:
123
124
           RCC_SET_REGISTER_BIT_STATUS (APB2ENR, AFIOEN, bStatus);
125
126
       case RCC_APB2Peripherals_PORTA:
127
          RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPAEN, bStatus);
128
           break;
       case RCC_APB2Peripherals_PORTB:
129
130
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPBEN, bStatus);
131
132
       case RCC_APB2Peripherals_PORTC:
133
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPCEN, bStatus);
134
           break;
       case RCC_APB2Peripherals_PORTD:
135
136
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPDEN, bStatus);
137
           break;
138
       case RCC_APB2Peripherals_PORTE:
139
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPEEN, bStatus);
140
           break;
       case RCC_APB2Peripherals_PORTF:
141
142
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPFEN, bStatus);
143
           break;
144
       case RCC_APB2Peripherals_PORTG:
145
            RCC_SET_REGISTER_BIT_STATUS(APB2ENR, IOPGEN, bStatus);
```

```
146
           break;
147
        case RCC_APB2Peripherals_ADC1:
148
            RCC_SET_REGISTER_BIT_STATUS (APB2ENR, ADC1EN, bStatus);
149
           break;
150
        case RCC_APB2Peripherals_ADC2:
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, ADC2EN, bStatus);
151
152
           break;
153
        case RCC_APB2Peripherals_TIM1:
154
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, TIM1EN, bStatus);
155
           break;
156
       case RCC_APB2Peripherals_SPI1:
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, SPI1EN, bStatus);
157
158
            break;
159
       case RCC_APB2Peripherals_USART1:
160
            RCC_SET_REGISTER_BIT_STATUS (APB2ENR, USART1EN, bStatus);
161
        case RCC APB2Peripherals ADC3:
162
           RCC_SET_REGISTER_BIT_STATUS(APB2ENR, ADC3EN, bStatus);
163
164
            break;
165
       default:
166
            /* Do nothing */
           break;
167
168
        }
169 }
```

References RCC_APB2Peripherals_ADC1, RCC_APB2Peripherals_ADC2, RCC_APB2Peripherals_ADC3, RCC_APB2Peripherals_AFIO, RCC_APB2Peripherals_PORTA, RCC_APB2Peripherals_PORTB, RCC_APB2Peripherals_PORTB, RCC_APB2Peripherals_PORTF, RCC_APB2PERIPH

Referenced by RCC vDisablePeripheralABP2(), and RCC vEnablePeripheralABP2().

Here is the caller graph for this function:

8.21.2.7 RCC_vSetAPB1PeripheralClockStatus()

This function initializes a certain peripheral clock on APB1 bus.

This function initializes a certain peripheral clock on APB1 bus

Parameters

in	enuPeripheral	Peripheral to enable/disable its clock
in	bStatus	Enable/Disable peripheral clock

See also

t_RCC_APB1Peripherals

```
179 {
180
        switch (enuPeripheral)
182
        case RCC_APB1Peripherals_TIM2:
            RCC_SET_REGISTER_BIT_STATUS(APB1ENR, TIM2EN, bStatus);
183
184
            break:
        case RCC_APB1Peripherals_TIM3:
185
186
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, TIM3EN, bStatus);
187
188
        case RCC_APB1Peripherals_TIM4:
189
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, TIM4EN, bStatus);
190
           break;
       case RCC_APB1Peripherals_TIM5:
191
            RCC_SET_REGISTER_BIT_STATUS (APB1ENR, TIM5EN, bStatus);
192
```

```
193
           break;
194
        case RCC_APB1Peripherals_TIM6:
195
            RCC_SET_REGISTER_BIT_STATUS (APB1ENR, TIM6EN, bStatus);
196
           break;
197
        case RCC_APB1Peripherals_TIM7:
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, TIM7EN, bStatus);
198
199
           break;
        case RCC_APB1Peripherals_WWDG:
200
201
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, WWDGEN, bStatus);
           break;
202
       case RCC_APB1Peripherals_SPI2:
203
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, SPI2EN, bStatus);
204
205
            break;
       case RCC_APB1Peripherals_SPI3:
206
207
            RCC_SET_REGISTER_BIT_STATUS(APB1ENR, SPI3EN, bStatus);
208
        case RCC_APB1Peripherals_USART2:
209
           RCC_SET_REGISTER_BIT_STATUS (APB1ENR, USART2EN, bStatus);
210
211
            break;
       case RCC_APB1Peripherals_USART3:
            RCC_SET_REGISTER_BIT_STATUS (APB1ENR, USART3EN, bStatus);
213
214
       case RCC_APB1Peripherals_UART4:
215
            RCC_SET_REGISTER_BIT_STATUS(APB1ENR, UART4EN, bStatus);
216
217
            break;
218
       case RCC_APB1Peripherals_UART5:
219
            RCC_SET_REGISTER_BIT_STATUS(APB1ENR, UART5EN, bStatus);
220
           break;
221
        case RCC_APB1Peripherals_I2C1:
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, I2C1EN, bStatus);
222
223
           break:
224
       case RCC_APB1Peripherals_I2C2:
225
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, I2C2EN, bStatus);
226
            break;
227
       case RCC_APB1Peripherals_USB:
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, USBEN, bStatus);
228
229
           break;
230
       case RCC_APB1Peripherals_CAN:
231
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, CANEN, bStatus);
232
233
        case RCC_APB1Peripherals_BKP:
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, BKPEN, bStatus);
2.34
235
           break:
236
       case RCC_APB1Peripherals_PWR:
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, PWREN, bStatus);
238
239
       case RCC_APB1Peripherals_DAC:
240
           RCC_SET_REGISTER_BIT_STATUS(APB1ENR, DACEN, bStatus);
241
           break:
242
       default:
243
           /* Do nothing */
244
            break;
245
246 }
```

References RCC_APB1Peripherals_BKP, RCC_APB1Peripherals_CAN, RCC_APB1Peripherals_DAC, RCC_APB1Peripherals_I2C1 RCC_APB1Peripherals_I2C2, RCC_APB1Peripherals_PWR, RCC_APB1Peripherals_SPI2, RCC_APB1Peripherals_SPI3, RCC_APB1Peripherals_TIM2, RCC_APB1Peripherals_TIM3, RCC_APB1Peripherals_TIM4, RCC_APB1Peripherals_TIM5, RCC_APB1Peripherals_TIM6, RCC_APB1Peripherals_UART4, RCC_APB1Peripherals_UART5, RCC_APB1Peripherals_USART2, RCC_APB1Peripherals_USART3, RCC_APB1Peripherals_USB, RCC_APB1Peripherals_WWDG, and RCC_SET_REGISTER_BIT_STATUS.

Referenced by RCC_vDisablePeripheralABP1(), and RCC_vEnablePeripheralABP1().

Here is the caller graph for this function:

8.21.2.8 RCC_vSetAHBPeripheralClockStatus()

This function initializes a certain peripheral clock on AHB bus.

This function initializes a certain peripheral clock on AHB bus

Parameters

in	enuPeripheral	Peripheral to enable/disable its clock
in	bStatus	Enable/Disable peripheral clock

See also

t RCC AHBPeripherals

```
256 {
257
        switch (enuPeripheral)
258
259
        case RCC_AHBPeripherals_DMA1:
260
             RCC_SET_REGISTER_BIT_STATUS(AHBENR, DMA1EN, bStatus);
        break;
case RCC_AHBPeripherals_DMA2:
    RCC_SET_REGISTER_BIT_STATUS(AHBENR, DMA2EN, bStatus);
261
2.62
263
264
             break;
265
        case RCC_AHBPeripherals_CRC:
266
            RCC_SET_REGISTER_BIT_STATUS(AHBENR, CRCEN, bStatus);
2.67
            break;
268
        default:
269
            /* Do nothing */
270
             break;
271
272 }
```

References RCC_AHBPeripherals_CRC, RCC_AHBPeripherals_DMA1, RCC_AHBPeripherals_DMA2, and RCC_SET_REGISTER_BIT_STATUS.

Referenced by RCC_vDisablePeripheralAHB(), and RCC_vEnablePeripheralAHB().

Here is the caller graph for this function:

8.21.2.9 RCC_vSetADCPreScaler()

This function sets the ADC prescaler.

This function sets the ADC prescaler to be used by ADC

```
279 {
280    /* Set ADC prescaler */
281    RCC.CFGR.ADCPRE = RCC_ADC_PRESCALER;
282 }
```

References RCC, and RCC_ADC_PRESCALER.

Referenced by RCC vInit().

Here is the caller graph for this function:

8.21.2.10 RCC_vSetUSBPrescaler()

This function sets the USB prescaler.

This function sets the USB prescaler to be used by USB

```
289 {
290    /* Set USB prescaler */
291    RCC.CFGR.USBPRE = RCC_USB_PRESCALER;
292 }
```

References RCC, and RCC_USB_PRESCALER.

Referenced by RCC_vInit().

8.21.2.11 RCC_vSetAHBPrescaler()

This function sets the AHB prescaler.

This function sets the AHB prescaler to be used by AHB bus

```
299 {
300    /* Set AHB prescaler */
301    RCC.CFGR.HPRE = RCC_AHB_PRESCALER;
302 }
```

References RCC, and RCC AHB PRESCALER.

Referenced by RCC_vInit().

Here is the caller graph for this function:

8.21.2.12 RCC_vSetAPB1Prescaler()

This function sets the APB1 prescaler.

This function sets the APB1 prescaler to be used by APB1 bus

```
309 {
310    /* Set APB1 prescaler */
311    RCC.CFGR.PPRE1 = RCC_APB1_PRESCALER;
312 }
```

References RCC, and RCC_APB1_PRESCALER.

Referenced by RCC_vInit().

Here is the caller graph for this function:

8.21.2.13 RCC_vSetAPB2Prescaler()

This function sets the APB2 prescaler.

This function sets the APB2 prescaler to be used by APB2 bus

```
319 {
320    /* Set APB2 prescaler */
321    RCC.CFGR.PPRE2 = RCC_APB2_PRESCALER;
322 }
```

References RCC, and RCC APB2 PRESCALER.

Referenced by RCC_vInit().

8.22 main.c File Reference

#include "APPS/APPS_main.h"
Include dependency graph for main.c:

Functions

• int main (void)

8.22.1 Function Documentation

8.22.1.1 main()

References vAPPS_main().

Index

/github/workspace/README.md, 113	ADC3EN
pad0	t_RCC_APB2ENR, 83
t_RCC_AHBENR, 66	ADC3RST
t_RCC_APB1ENR, 69	t_RCC_APB2RSTR, 87
t_RCC_APB1RSTR, 75	ADCPRE
t_RCC_APB2ENR, 80	t_RCC_CFGR, 92
t_RCC_APB2RSTR, 85	AFIOEN
t_RCC_BDCR, 89	t_RCC_APB2ENR, 80
t_RCC_CFGR, 93	AFIORST
t RCC CIR, 97	t_RCC_APB2RSTR, 84
t_RCC_CR, 101	AHBENR
t_RCC_CSR, 105	t_RCC_RegisterMap, 109
pad1	APB1ENR
t_RCC_AHBENR, 66	t_RCC_RegisterMap, 109
t_RCC_APB1ENR, 69	APB1RSTR
t_RCC_APB1RSTR, 75	t_RCC_RegisterMap, 109
t RCC APB2ENR, 82	APB2ENR
t RCC APB2RSTR, 87	t_RCC_RegisterMap, 109
t_RCC_BDCR, 89	APB2RSTR
t_RCC_CFGR, 94	t_RCC_RegisterMap, 109
t_RCC_CIR, 98	APPS/APPS main.c, 111
t_RCC_CR, 103	APPS/APPS_main.h, 112
t_RCC_CSR, 105	APPS/README.md, 113
pad2	APPS/TestingGPIO/TestApp_TestingGPIO_main.c, 113
t_RCC_APB1ENR, 70	APPS/TestingGPIO/TestApp TestingGPIO main.h, 113
t_RCC_APB1RSTR, 76	APPS main.c
t_RCC_APB2ENR, 83	TESTING_APPLICATION_MAIN_FUNC, 112
t_RCC_APB2RSTR, 87	TestingGPIO, 112
t_RCC_BDCR, 90	
t_RCC_CIR, 99	BASE_ADDRESS_PORT_A
t_RCC_CR, 103	GPIO Addresses, 34
pad3	BASE_ADDRESS_PORT_B
t_RCC_APB1ENR, 71	GPIO Addresses, 34
t_RCC_APB1RSTR, 77	BASE_ADDRESS_PORT_C
t_RCC_CIR, 100	GPIO Addresses, 34
pad4	BASE_ADDRESS_PORT_D
t_RCC_APB1ENR, 71	GPIO Addresses, 35
t_RCC_APB1RSTR, 78	BASE_ADDRESS_PORT_E
pad5	GPIO Addresses, 35
t RCC APB1ENR, 72	BASE_ADDRESS_PORT_F
t_RCC_APB1RSTR, 79	GPIO Addresses, 36
<u></u>	BASE_ADDRESS_PORT_G
ADC1EN	GPIO Addresses, 36
t_RCC_APB2ENR, 82	BDCR
ADC1RST	t_RCC_RegisterMap, 109
t_RCC_APB2RSTR, 86	BDRST
ADC2EN	t RCC BDCR, 90
t RCC APB2ENR, 82	Bit Manipulation Math Macros, 11
ADC2RST	CLEAR BIT, 12
t RCC APB2RSTR, 86	GET BIT, 12

SET_BIT, 11	DEFAULT_PIN_OUTPUT_TYPE
TOGGLE_BIT, 12	GPIO Module, 25
BKPEN	DMA1EN
t_RCC_APB1ENR, 72	t_RCC_AHBENR, 65
BKPRST	DMA2EN
t_RCC_APB1RSTR, 78	t_RCC_AHBENR, 65
BRR + CRIOV RegisterMan 64	FALSE
t_GPIOx_RegisterMap, 64 BSRR	Standard values, 23
t_GPIOx_RegisterMap, 64	ota. (3.3 74.300, <u>2</u> 0
t_dr lox_rtegisterwap, 04	GET_BIT
CANEN	Bit Manipulation Math Macros, 12
t_RCC_APB1ENR, 71	GPIO Addresses, 33
CANRST	BASE_ADDRESS_PORT_A, 34
t_RCC_APB1RSTR, 78	BASE_ADDRESS_PORT_B, 34
CFGR	BASE_ADDRESS_PORT_C, 34
t_RCC_RegisterMap, 108	BASE_ADDRESS_PORT_D, 35
CIR	BASE_ADDRESS_PORT_E, 35
t_RCC_RegisterMap, 108	BASE_ADDRESS_PORT_F, 36
CLEAR_BIT	BASE_ADDRESS_PORT_G, 36
Bit Manipulation Math Macros, 12	GPIO_A, 34
Compiler standard macros, 13	GPIO_B, 34
CONST, 13	GPIO_C, 35
CONSTP2CONST, 15	GPIO_D, 35
CONSTP2VAR, 14	GPIO_E, 35
P2CONST, 14	GPIO_F, 36
P2FUNC, 15	GPIO_G, 36
P2VAR, 14	GPIO Module, 23
STATIC, 13	DEFAULT_PIN_INPUT_TYPE, 25
VOLATILE, 14	DEFAULT_PIN_OUTPUT_TYPE, 25 GPIO_Direction_Input, 27
CONST	GPIO_Direction_Output_10MHz, 27
Compiler standard macros, 13	GPIO_Direction_Output_2MHz, 27
CONSTP2CONST	GPIO Direction Output 50MHz, 27
Compiler standard macros, 15 CONSTP2VAR	GPIO_Input_Type_Analog, 28
Compiler standard macros, 14	GPIO_Input_Type_Floating, 28
CR	GPIO_Input_Type_Pull_Down, 28
t_RCC_RegisterMap, 108	GPIO_Input_Type_Pull_Up, 28
CRCEN	GPIO_Output_Type_Alternate_Open_Drain, 27
t_RCC_AHBENR, 66	GPIO_Output_Type_Alternate_Push_Pull, 27
CRH	GPIO_Output_Type_Open_Drain, 27
t GPIOx RegisterMap, 64	GPIO_Output_Type_Push_Pull, 27
CRL	GPIO_Pins_0, 26
t_GPIOx_RegisterMap, 63	GPIO_Pins_1, 26
CSR	GPIO_Pins_10, 26
t_RCC_RegisterMap, 109	GPIO_Pins_11, 26
CSSC	GPIO_Pins_12, 26
t_RCC_CIR, 99	GPIO_Pins_13, 26
CSSF	GPIO_Pins_14, 26
t_RCC_CIR, 97	GPIO_Pins_15, 26
CSSON	GPIO_Pins_2, 26
t_RCC_CR, 103	GPIO_Pins_3, 26
DACEN	GPIO_Pins_4, 26
DACEN + DCC ADDIEND 70	GPIO_Pins_5, 26 GPIO_Pins_6, 26
t_RCC_APB1ENR, 72 DACRST	GPIO_Pins_6, 26 GPIO_Pins_7, 26
t_RCC_APB1RSTR, 78	GPIO_Pins_8, 26
DEFAULT_PIN_INPUT_TYPE	GPIO_Pins_9, 26
GPIO Module, 25	GPIO_Ports_A, 25
GI 10 Modulo, 20	GI 10_1 0110_71, 20

GPIO_Ports_B, 25	GPIO Module, 28
GPIO_Ports_C, 25	GPIO_Input_Type_Pull_Up
GPIO_Ports_D, 25	GPIO Module, 28
GPIO_Ports_E, 25	GPIO_Output_Type_Alternate_Open_Drain
GPIO_Ports_F, 25	GPIO Module, 27
GPIO_Ports_G, 25	GPIO_Output_Type_Alternate_Push_Pull
GPIO_tGetPinValue, 32	GPIO Module, 27
GPIO_Value_High, 28	GPIO_Output_Type_Open_Drain
GPIO Value Low, 28	GPIO Module, 27
GPIO vSetPinDirection, 28	•
_ ,	GPIO_Output_Type_Push_Pull
GPIO_vSetPinInputType, 29	GPIO Module, 27
GPIO_vSetPinOutputType, 30	GPIO_Pins_0
GPIO_vSetPinValue, 31	GPIO Module, 26
t_GPIO_Direction, 26	GPIO_Pins_1
t_GPIO_Input_Type, 27	GPIO Module, 26
t_GPIO_Output_Type, 27	GPIO_Pins_10
t_GPIO_Pins, 26	GPIO Module, 26
t_GPIO_Ports, 25	GPIO_Pins_11
t_GPIO_Value, 28	GPIO Module, 26
GPIO Pins Constants, 37	GPIO_Pins_12
PIN_CONFIGURATION_BITS_SHIFT_VALUE, 38	GPIO Module, 26
PIN_RESET_CONFIGURATION_MASK_VALUE,	GPIO_Pins_13
38	GPIO Module, 26
PIN_RESET_CONFIGURATIONS_MASK, 39	GPIO_Pins_14
PIN_RESET_MASK, 38	GPIO Module, 26
PIN_RESET_MASK_VALUE, 37	GPIO_Pins_15
PIN_RESET_ODR_MASK, 39	GPIO Module, 26
PIN_RESET_ODR_MASK_VALUE, 38	GPIO_Pins_2
PIN_RESET_SHIFT_VALUE, 38	GPIO Module, 26
PIN_SHIFT_VALUE, 37	GPIO_Pins_3
GPIO Registers, 32	GPIO Module, 26
GPIO_A	GPIO_Pins_4
GPIO Addresses, 34	GPIO Module, 26
GPIO_B	GPIO_Pins_5
GPIO Addresses, 34	GPIO Module, 26
GPIO_C	GPIO_Pins_6
GPIO Addresses, 35	GPIO Module, 26
GPIO_D	GPIO_Pins_7
GPIO Addresses, 35	GPIO Module, 26
GPIO_Direction_Input	GPIO_Pins_8
GPIO Module, 27	GPIO Module, 26
GPIO_Direction_Output_10MHz	GPIO Pins 9
GPIO Module, 27	GPIO Module, 26
GPIO_Direction_Output_2MHz	GPIO Ports A
GPIO Module, 27	GPIO Module, 25
GPIO_Direction_Output_50MHz	GPIO_Ports_B
GPIO Module, 27	GPIO Module, 25
GPIO_E	GPIO_Ports_C
GPIO Addresses, 35	GPIO Module, 25
GPIO_F	GPIO_Ports_D
GPIO Addresses, 36	GPIO Module, 25
GPIO_G	GPIO_Ports_E
GPIO Addresses, 36	GPIO Module, 25
GPIO_Input_Type_Analog	GPIO_Ports_F
GPIO Module, 28	GPIO Module, 25
GPIO_Input_Type_Floating	GPIO_Ports_G
GPIO Module, 28	GPIO Module, 25
GPIO Input Type Pull Down	GPIO program.c

GPIO_vGetPinSpan, 124	I2C1EN
GPIO_vGetPortAddress, 124	t_RCC_APB1ENR, 70
GPIO_vSetPinInputTypePullUpDown, 125	I2C1RST
IS_PIN_IN_LOW_REGISTER, 123	t_RCC_APB1RSTR, 77
GPIO tGetPinValue	I2C2EN
GPIO Module, 32	t_RCC_APB1ENR, 71
GPIO_Value_High	I2C2RST
GPIO Module, 28	t RCC APB1RSTR, 77
GPIO_Value_Low	IDR
GPIO Module, 28	t_GPIOx_RegisterMap, 64
GPIO vGetPinSpan	IOPAEN
_ ·	
GPIO_program.c, 124	t_RCC_APB2ENR, 80
GPIO_vGetPortAddress	IOPARST
GPIO_program.c, 124	t_RCC_APB2RSTR, 85
GPIO_vSetPinDirection	IOPBEN
GPIO Module, 28	t_RCC_APB2ENR, 81
GPIO_vSetPinInputType	IOPBRST
GPIO Module, 29	t_RCC_APB2RSTR, 85
GPIO_vSetPinInputTypePullUpDown	IOPCEN
GPIO_program.c, 125	t_RCC_APB2ENR, 81
GPIO_vSetPinOutputType	IOPCRST
GPIO Module, 30	t_RCC_APB2RSTR, 85
GPIO_vSetPinValue	IOPDEN
GPIO Module, 31	t_RCC_APB2ENR, 81
	IOPDRST
Hardware registers macro-functions, 15	t_RCC_APB2RSTR, 85
REGISTER, 16	IOPEEN
REGISTER_ADDRESS, 16	t_RCC_APB2ENR, 81
REGISTER_U16, 17	IOPERST
REGISTER_U32, 18	t_RCC_APB2RSTR, 85
REGISTER_U8, 17	IOPFEN
HPRE	t_RCC_APB2ENR, 81
t_RCC_CFGR, 92	IOPFRST
HSEBYP	t RCC APB2RSTR, 86
t_RCC_CR, 102	IOPGEN
HSEON	t_RCC_APB2ENR, 81
t_RCC_CR, 102	
HSERDY	IOPGRST
t_RCC_CR, 102	t_RCC_APB2RSTR, 86
HSERDYC	IS_PIN_IN_LOW_REGISTER
t RCC CIR, 99	GPIO_program.c, 123
HSERDYF	IWDGRSTF
t_RCC_CIR, 96	t_RCC_CSR, 106
HSERDYIE	LIB/LSTD BITMATH.h, 114
t_RCC_CIR, 98	LIB/LSTD COMPILER.h, 115
HSICAL	-
	LIB/LSTD_HW_REGS.h, 115
t_RCC_CR, 102	LIB/LSTD_SHARED.h, 116
HSION	LIB/LSTD_TYPES.h, 117
t_RCC_CR, 101	LIB/LSTD_VALUES.h, 118
HSIRDY	LPWRRSTF
t_RCC_CR, 101	t_RCC_CSR, 107
HSIRDYC	LSEBYP
t_RCC_CIR, 99	t_RCC_BDCR, 89
HSIRDYF	LSEON
t_RCC_CIR, 96	t_RCC_BDCR, 88
HSIRDYIE	LSERDY
t_RCC_CIR, 98	t_RCC_BDCR, 88
HSITRIM	LSERDYC
t_RCC_CR, 101	t_RCC_CIR, 99
	<u>—</u>

LSERDYF	GPIO Pins Constants, 38
t_RCC_CIR, 96	PIN SHIFT VALUE
LSERDYIE	GPIO Pins Constants, 37
t_RCC_CIR, 98	PINRSTF
LSION	t_RCC_CSR, 106
t RCC CSR, 105	PLLMUL
LSIRDY	t_RCC_CFGR, 93
t_RCC_CSR, 105	PLLON
LSIRDYC	t_RCC_CR, 103
t_RCC_CIR, 98	PLLRDY
LSIRDYF	t_RCC_CR, 103
t_RCC_CIR, 96	PLLRDYC
LSIRDYIE	t_RCC_CIR, 99
t_RCC_CIR, 97	PLLRDYF
/	t_RCC_CIR, 97
main	PLLRDYIE
main.c, 138	t_RCC_CIR, 98
main.c, 138	PLLSRC
main, 138	t_RCC_CFGR, 93
MCAL Peripherals, 39	PLLXTPRE
MCAL/GPIO/GPIO_config.h, 119	t_RCC_CFGR, 93
MCAL/GPIO/GPIO_interface.h, 119	PORRSTF
MCAL/GPIO/GPIO_private.h, 121	t_RCC_CSR, 106
MCAL/GPIO/GPIO_program.c, 122	PPRE1
MCAL/index.h, 126	t_RCC_CFGR, 92
MCAL/RCC/RCC_config.h, 126	PPRE2
MCAL/RCC/RCC_interface.h, 127	t_RCC_CFGR, 92
MCAL/RCC/RCC_private.h, 129	PWREN
MCAL/RCC/RCC_program.c, 129	t_RCC_APB1ENR, 72
MCO	PWRRST
t_RCC_CFGR, 94	t_RCC_APB1RSTR, 78
NII II I	DOO
NULL Standard values 22	RCC
NULL Standard values, 23	RCC Addresses, 58
Standard values, 23	RCC Addresses, 58 RCC Addresses, 57
Standard values, 23 ODR	RCC Addresses, 58 RCC Addresses, 57 RCC, 58
Standard values, 23	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58
Standard values, 23 ODR	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58
Standard values, 23 ODR t_GPIOx_RegisterMap, 64	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_SYSTEM_CLOCK_SOURCE, 41
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_SRC, 41 RCC_SYSTEM_CLOCK_SOURCE, 41 RCC_USB_PRESCALER, 43
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_SRC, 41 RCC_PLL_SRC, 41 RCC_USB_PRESCALER, 43 RCC_EXPRESCALER, 43 RCC_USB_PRESCALER, 43
ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK_VALUE	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_PLL_SRC, 41 RCC_SYSTEM_CLOCK_SOURCE, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_MASK_VALUE GPIO Pins Constants, 37	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_SYSTEM_CLOCK_SOURCE, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55 RCC_vDisablePeripheralABP2, 54
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 37 PIN_RESET_ODR_MASK	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_SYSTEM_CLOCK_SOURCE, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55 RCC_vDisablePeripheralABP2, 54 RCC_vDisablePeripheralAHB, 55
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK GPIO Pins Constants, 39 PIN_RESET_MASK_VALUE GPIO Pins Constants, 37 PIN_RESET_ODR_MASK GPIO Pins Constants, 39	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_PLL_SRC, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55 RCC_vDisablePeripheralABP2, 54 RCC_vDisablePeripheralABP1, 55 RCC_vEnablePeripheralABP1, 55
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK GPIO Pins Constants, 39 PIN_RESET_MASK_VALUE GPIO Pins Constants, 37 PIN_RESET_ODR_MASK GPIO Pins Constants, 39 PIN_RESET_ODR_MASK_VALUE	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_PLL_SRC, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55 RCC_vDisablePeripheralABP1, 55 RCC_vEnablePeripheralABP1, 54 RCC_vEnablePeripheralABP1, 54 RCC_vEnablePeripheralABP1, 55
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK_VALUE GPIO Pins Constants, 37 PIN_RESET_ODR_MASK GPIO Pins Constants, 39 PIN_RESET_ODR_MASK GPIO Pins Constants, 39 PIN_RESET_ODR_MASK_VALUE GPIO Pins Constants, 39 PIN_RESET_ODR_MASK_VALUE GPIO Pins Constants, 38	RCC Addresses, 57 RCC, 58 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_SRC, 41 RCC_PLL_SRC, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55 RCC_vDisablePeripheralABP2, 54 RCC_vEnablePeripheralABP1, 55 RCC_vEnablePeripheralABP1, 54 RCC_vEnablePeripheralABP2, 53 RCC_vEnablePeripheralABP2, 53 RCC_vEnablePeripheralABP2, 53
Standard values, 23 ODR t_GPIOx_RegisterMap, 64 P2CONST Compiler standard macros, 14 P2FUNC Compiler standard macros, 15 P2VAR Compiler standard macros, 14 PIN_CONFIGURATION_BITS_SHIFT_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATION_MASK_VALUE GPIO Pins Constants, 38 PIN_RESET_CONFIGURATIONS_MASK GPIO Pins Constants, 39 PIN_RESET_MASK GPIO Pins Constants, 38 PIN_RESET_MASK GPIO Pins Constants, 39 PIN_RESET_MASK_VALUE GPIO Pins Constants, 37 PIN_RESET_ODR_MASK GPIO Pins Constants, 39 PIN_RESET_ODR_MASK_VALUE	RCC Addresses, 58 RCC Addresses, 57 RCC, 58 RCC_BASE_ADDRESS, 58 RCC_SET_REGISTER_BIT_STATUS, 58 RCC Configuration, 40 RCC_ADC_PRESCALER, 42 RCC_AHB_PRESCALER, 42 RCC_APB1_PRESCALER, 43 RCC_APB2_PRESCALER, 43 RCC_ENABLE_CSS, 44 RCC_MCO_SOURCE, 42 RCC_PLL_HSE_DIVIDE_BY_2, 41 RCC_PLL_MUL, 41 RCC_PLL_SRC, 41 RCC_PLL_SRC, 41 RCC_USB_PRESCALER, 43 RCC exported functions, 52 RCC_vDisablePeripheralABP1, 55 RCC_vDisablePeripheralABP1, 55 RCC_vEnablePeripheralABP1, 54 RCC_vEnablePeripheralABP1, 54 RCC_vEnablePeripheralABP1, 55

RCC_ADCPrescaler, 48	RCC_MCOSources, 49
RCC_ADCPrescaler_DividedBy2, 48	RCC_MCOSources_HSE, 49
RCC_ADCPrescaler_DividedBy4, 48	RCC_MCOSources_HSI, 49
RCC_ADCPrescaler_DividedBy6, 48	RCC_MCOSources_NoClock, 49
RCC_ADCPrescaler_DividedBy8, 48	RCC_MCOSources_PLL_DividedBy2, 49
RCC_AHBPeripherals_CRC, 52	RCC_MCOSources_SystemClock, 49
RCC AHBPeripherals DMA1, 52	RCC PLLMulFactors, 46
RCC_AHBPeripherals_DMA2, 52	RCC_PLLMulFactors_10, 46
RCC_AHBPrescaler, 47	RCC PLLMulFactors 11, 46
RCC_AHBPrescaler_DividedBy128, 47	RCC PLLMulFactors 12, 46
RCC_AHBPrescaler_DividedBy16, 47	RCC PLLMulFactors 13, 46
RCC AHBPrescaler DividedBy2, 47	RCC_PLLMulFactors_14, 46
RCC_AHBPrescaler_DividedBy256, 47	RCC_PLLMulFactors_15, 46
RCC_AHBPrescaler_DividedBy4, 47	RCC_PLLMulFactors_16, 46
RCC_AHBPrescaler_DividedBy512, 47	RCC_PLLMulFactors_2, 46
RCC_AHBPrescaler_DividedBy64, 47	RCC_PLLMulFactors_3, 46
RCC_AHBPrescaler_DividedBy8, 47	RCC_PLLMulFactors_4, 46
RCC AHBPrescaler NotDivided, 47	RCC PLLMulFactors 5, 46
RCC_APB1Peripherals_BKP, 51	RCC_PLLMulFactors_6, 46
	RCC PLLMulFactors 7, 46
RCC_APB1Peripherals_CAN, 51	·
RCC_APB1Peripherals_DAC, 51	RCC_PLLMulFactors_8, 46
RCC_APB1Peripherals_I2C1, 51	RCC_PLLMulFactors_9, 46
RCC_APB1Peripherals_I2C2, 51	RCC_PLLSource, 49
RCC_APB1Peripherals_PWR, 51	RCC_PLLSource_HSE, 49
RCC_APB1Peripherals_SPI2, 51	RCC_PLLSource_HSI_DividedBy2, 49
RCC_APB1Peripherals_SPI3, 51	RCC_SystemClock, 48
RCC_APB1Peripherals_TIM2, 51	RCC_SystemClock_HSE, 48
RCC_APB1Peripherals_TIM3, 51	RCC_SystemClock_HSI, 48
RCC_APB1Peripherals_TIM4, 51	RCC_SystemClock_PLL, 48
RCC_APB1Peripherals_TIM5, 51	RCC_USBPrescaler, 49
RCC_APB1Peripherals_TIM6, 51	RCC_USBPrescaler_1, 50
RCC_APB1Peripherals_TIM7, 51	RCC_USBPrescaler_1_5, 50
RCC_APB1Peripherals_UART4, 51	t_RCC_AHBPeripherals, 52
RCC_APB1Peripherals_UART5, 51	t_RCC_APB1Peripherals, 51
RCC_APB1Peripherals_USART2, 51	t_RCC_APB2Peripherals, 50
RCC_APB1Peripherals_USART3, 51	RCC Module, 56
RCC_APB1Peripherals_USB, 51	RCC Registers, 56
RCC_APB1Peripherals_WWDG, 51	RCC_ADC_PRESCALER
RCC_APB2Peripherals_ADC1, 50	RCC Configuration, 42
RCC_APB2Peripherals_ADC2, 50	RCC_ADCPrescaler
RCC_APB2Peripherals_ADC3, 50	RCC Interface Options, 48
RCC_APB2Peripherals_AFIO, 50	RCC_ADCPrescaler_DividedBy2
RCC_APB2Peripherals_PORTA, 50	RCC Interface Options, 48
RCC_APB2Peripherals_PORTB, 50	RCC_ADCPrescaler_DividedBy4
RCC APB2Peripherals PORTC, 50	RCC Interface Options, 48
RCC_APB2Peripherals_PORTD, 50	RCC ADCPrescaler DividedBy6
RCC_APB2Peripherals_PORTE, 50	RCC Interface Options, 48
RCC_APB2Peripherals_PORTF, 50	RCC_ADCPrescaler_DividedBy8
RCC_APB2Peripherals_PORTG, 50	RCC Interface Options, 48
RCC_APB2Peripherals_SPI1, 50	RCC_AHB_PRESCALER
RCC_APB2Peripherals_TIM1, 50	RCC Configuration, 42
RCC_APB2Peripherals_USART1, 50	RCC_AHBPeripherals_CRC
RCC_APBPrescaler, 47	RCC Interface Options, 52
RCC_APBPrescaler_DividedBy16, 48	RCC_AHBPeripherals_DMA1
RCC_APBPrescaler_DividedBy2, 48	RCC Interface Options, 52
·	•
RCC_APBPrescalor_DividedBy4, 48	RCC_AHBPeripherals_DMA2
RCC_APBPrescaler_DividedBy8, 48	RCC AURPresseler
RCC_APBPrescaler_NotDivided, 47	RCC_AHBPrescaler

RCC Interface Options, 47	RCC Interface Options, 51
RCC_AHBPrescaler_DividedBy128	RCC_APB1Peripherals_WWDG
RCC Interface Options, 47	RCC Interface Options, 51
RCC_AHBPrescaler_DividedBy16	RCC_APB2_PRESCALER
RCC Interface Options, 47	RCC Configuration, 43
RCC_AHBPrescaler_DividedBy2	RCC_APB2Peripherals_ADC1
RCC Interface Options, 47	RCC Interface Options, 50
RCC_AHBPrescaler_DividedBy256	RCC_APB2Peripherals_ADC2
RCC Interface Options, 47	RCC Interface Options, 50
RCC_AHBPrescaler_DividedBy4	RCC_APB2Peripherals_ADC3
RCC Interface Options, 47	RCC Interface Options, 50
RCC_AHBPrescaler_DividedBy512	RCC_APB2Peripherals_AFIO
RCC Interface Options, 47	RCC Interface Options, 50
RCC_AHBPrescaler_DividedBy64	RCC_APB2Peripherals_PORTA
RCC Interface Options, 47	RCC Interface Options, 50
RCC_AHBPrescaler_DividedBy8	RCC_APB2Peripherals_PORTB
RCC Interface Options, 47	RCC Interface Options, 50
RCC_AHBPrescaler_NotDivided	RCC_APB2Peripherals_PORTC
RCC Interface Options, 47	RCC Interface Options, 50
RCC_APB1_PRESCALER	RCC_APB2Peripherals_PORTD
RCC Configuration, 43	RCC Interface Options, 50
RCC_APB1Peripherals_BKP	RCC_APB2Peripherals_PORTE
RCC Interface Options, 51	RCC Interface Options, 50
RCC_APB1Peripherals_CAN	RCC_APB2Peripherals_PORTF
RCC Interface Options, 51	RCC Interface Options, 50
RCC_APB1Peripherals_DAC	RCC_APB2Peripherals_PORTG
RCC Interface Options, 51	RCC Interface Options, 50
RCC_APB1Peripherals_I2C1	RCC_APB2Peripherals_SPI1
RCC Interface Options, 51	RCC Interface Options, 50
RCC_APB1Peripherals_I2C2	RCC_APB2Peripherals_TIM1
RCC Interface Options, 51	RCC Interface Options, 50
RCC_APB1Peripherals_PWR	RCC_APB2Peripherals_USART1
RCC Interface Options, 51	RCC Interface Options, 50
RCC_APB1Peripherals_SPI2	RCC_APBPrescaler
RCC Interface Options, 51	RCC Interface Options, 47
RCC_APB1Peripherals_SPI3	RCC_APBPrescaler_DividedBy16
RCC Interface Options, 51	RCC Interface Options, 48
RCC_APB1Peripherals_TIM2	RCC_APBPrescaler_DividedBy2
RCC Interface Options, 51	RCC Interface Options, 48
RCC_APB1Peripherals_TIM3	RCC_APBPrescaler_DividedBy4
RCC Interface Options, 51	RCC Interface Options, 48
RCC_APB1Peripherals_TIM4	RCC_APBPrescaler_DividedBy8
RCC Interface Options, 51	RCC Interface Options, 48
RCC_APB1Peripherals_TIM5	RCC_APBPrescaler_NotDivided
RCC Interface Options, 51	RCC Interface Options, 47
RCC APB1Peripherals TIM6	RCC BASE ADDRESS
RCC Interface Options, 51	RCC Addresses, 58
·	RCC ENABLE CSS
RCC_APB1Peripherals_TIM7	
RCC Interface Options, 51	RCC Configuration, 44
RCC_APB1Peripherals_UART4	RCC_MCO_SOURCE
RCC Interface Options, 51	RCC Configuration, 42
RCC_APB1Peripherals_UART5	RCC_MCOSources
RCC Interface Options, 51	RCC Interface Options, 49
RCC_APB1Peripherals_USART2	RCC_MCOSources_HSE
RCC Interface Options, 51	RCC Interface Options, 49
RCC_APB1Peripherals_USART3	RCC_MCOSources_HSI
RCC Interface Options, 51	RCC Interface Options, 49
RCC_APB1Peripherals_USB	RCC_MCOSources_NoClock
- · · · -	

RCC Interface Options, 49	RCC_vSetAPB1PeripheralClockStatus, 134
RCC_MCOSources_PLL_DividedBy2	RCC_vSetAPB1Prescaler, 137
RCC Interface Options, 49	RCC_vSetAPB2PeripheralClockStatus, 133
RCC_MCOSources_SystemClock	RCC_vSetAPB2Prescaler, 137
RCC Interface Options, 49	RCC_vSetUSBPrescaler, 136
RCC_PLL_HSE_DIVIDE_BY_2	RCC SET REGISTER BIT STATUS
RCC Configuration, 41	RCC Addresses, 58
RCC_PLL_MUL	RCC_SYSTEM_CLOCK_SOURCE
RCC Configuration, 41	RCC Configuration, 41
RCC PLL SRC	RCC SystemClock
RCC Configuration, 41	RCC Interface Options, 48
RCC PLLMulFactors	RCC_SystemClock_HSE
RCC Interface Options, 46	RCC Interface Options, 48
RCC_PLLMulFactors_10	RCC_SystemClock_HSI
RCC Interface Options, 46	RCC Interface Options, 48
•	RCC_SystemClock_PLL
RCC_PLLMulFactors_11	_ ·
RCC Interface Options, 46	RCC Interface Options, 48
RCC_PLLMulFactors_12	RCC_USB_PRESCALER
RCC Interface Options, 46	RCC Configuration, 43
RCC_PLLMulFactors_13	RCC_USBPrescaler
RCC Interface Options, 46	RCC Interface Options, 49
RCC_PLLMulFactors_14	RCC_USBPrescaler_1
RCC Interface Options, 46	RCC Interface Options, 50
RCC_PLLMulFactors_15	RCC_USBPrescaler_1_5
RCC Interface Options, 46	RCC Interface Options, 50
RCC_PLLMulFactors_16	RCC_vDisablePeripheralABP1
RCC Interface Options, 46	RCC exported functions, 55
RCC_PLLMulFactors_2	RCC_vDisablePeripheralABP2
RCC Interface Options, 46	RCC exported functions, 54
RCC_PLLMulFactors_3	RCC_vDisablePeripheralAHB
RCC Interface Options, 46	RCC exported functions, 55
RCC_PLLMulFactors_4	RCC_vEnablePeripheralABP1
RCC Interface Options, 46	RCC exported functions, 54
RCC_PLLMulFactors_5	RCC_vEnablePeripheralABP2
RCC Interface Options, 46	RCC exported functions, 53
RCC_PLLMulFactors_6	RCC_vEnablePeripheralAHB
RCC Interface Options, 46	RCC exported functions, 55
RCC_PLLMulFactors_7	RCC_vInit
RCC Interface Options, 46	RCC exported functions, 53
RCC PLLMulFactors 8	RCC vInitHSEClock
RCC Interface Options, 46	RCC_program.c, 131
RCC_PLLMulFactors_9	RCC vInitHSIClock
RCC Interface Options, 46	RCC_program.c, 131
RCC_PLLSource	RCC_vInitMCO
RCC Interface Options, 49	RCC_program.c, 132
RCC_PLLSource_HSE	RCC_vInitPLL
RCC Interface Options, 49	RCC_program.c, 131
RCC_PLLSource_HSI_DividedBy2	RCC vInitSystemClock
RCC Interface Options, 49	RCC_program.c, 132
RCC_program.c	RCC_vSetADCPreScaler
RCC_vInitHSEClock, 131	RCC_program.c, 136
RCC_vInitHSIClock, 131	RCC_vSetAHBPeripheralClockStatus
RCC_vInitMCO, 132	RCC_program.c, 135
RCC_vInitMcG, 132	RCC_vSetAHBPrescaler
RCC_vInitSystemClock, 132	
_	RCC_program.c, 136
RCC_vSetAURPoriphoralClockStatus_135	RCC_vSetAPB1PeripheralClockStatus
RCC_vSetAHBPropositor_136	RCC_program.c, 134
RCC_vSetAHBPrescaler, 136	RCC_vSetAPB1Prescaler

RCC_program.c, 137	FALSE, 23
RCC_vSetAPB2PeripheralClockStatus	NULL, 23
RCC_program.c, 133	TRUE, 23
RCC_vSetAPB2Prescaler	STATIC
RCC_program.c, 137	Compiler standard macros, 13
RCC_vSetUSBPrescaler	SW
RCC_program.c, 136	t_RCC_CFGR, 91
REGISTER	SWS
Hardware registers macro-functions, 16	t_RCC_CFGR, 91
REGISTER_ADDRESS	t bool
Hardware registers macro-functions, 16	
REGISTER_U16	Standard data types, 20
Hardware registers macro-functions, 17	t_c8
REGISTER_U32	Standard data types, 20
Hardware registers macro-functions, 18	t_fl32
REGISTER_U8	Standard data types, 22
Hardware registers macro-functions, 17	t_fl64
RMVF	Standard data types, 22
t RCC CSR, 105	t_GPIO_Direction
RTCEN	GPIO Module, 26
t_RCC_BDCR, 89	t_GPIO_Input_Type
RTCSEL	GPIO Module, 27
t_RCC_BDCR, 89	t_GPIO_Output_Type
1_1100_bb011, 03	GPIO Module, 27
SET BIT	t_GPIO_Pins
Bit Manipulation Math Macros, 11	GPIO Module, 26
SET_REGISTER_BIT_STATUS	t_GPIO_Ports
Shared library, 61	GPIO Module, 25
-	
SFTRSTF	t_GPIO_Value
t_RCC_CSR, 106	GPIO Module, 28
Shared library, 60	t_GPIOx_RegisterMap, 63
SET_REGISTER_BIT_STATUS, 61	BRR, 64
SPI1EN SPI1EN	BSRR, 64
t_RCC_APB2ENR, 82	CRH, 64
SPI1RST	CRL, 63
t_RCC_APB2RSTR, 86	IDR, 64
SPI2EN	ODR, 64
t_RCC_APB1ENR, 69	t_RCC_AHBENR, 65
SPI2RST	pad0, 66
t_RCC_APB1RSTR, 76	pad1, 66
SPI3EN	CRCEN, 66
t_RCC_APB1ENR, 69	DMA1EN, 65
SPI3RST	DMA2EN, 65
t RCC APB1RSTR, 76	t RCC AHBPeripherals
Standard data types, 19	RCC Interface Options, 52
t_bool, 20	t RCC APB1ENR, 66
t c8, 20	pad0, 69
_ :	pad0, 69
t_fl32, 22	
t_fl64, 22	pad2, 70
t_s16, 21	pad3, 71
t_s32, 21	pad4, 71
t_s64, 21	pad5, <mark>72</mark>
t_s8, 20	BKPEN, 72
t_u16, <mark>20</mark>	CANEN, 71
t_u32, 21	DACEN, 72
t_u64, 21	I2C1EN, 70
t_u8, 20	I2C2EN, 71
Standard Library, 18	PWREN, 72
Standard values, 22	SPI2EN, 69
	·- - ··, ••

SPI3EN, 69	TIM1EN, 82
•	
TIM2EN, 68	USART1EN, 82
TIM3EN, 68	t_RCC_APB2Peripherals
TIM4EN, 68	RCC Interface Options, 50
TIM5EN, 68	t_RCC_APB2RSTR, 83
•	
TIM6EN, 68	pad0, <mark>85</mark>
TIM7EN, 68	pad1, 87
UART4EN, 70	pad2, 87
	<u>.</u>
UART5EN, 70	ADC1RST, 86
USART2EN, 70	ADC2RST, 86
USART3EN, 70	ADC3RST, 87
USBEN, 71	AFIORST, 84
WWDGEN, 69	IOPARST, 85
t_RCC_APB1Peripherals	IOPBRST, 85
RCC Interface Options, 51	IOPCRST, 85
t_RCC_APB1RSTR, 73	IOPDRST, 85
pad0, 75	IOPERST, 85
pad1, 75	IOPFRST, 86
pad2, 76	IOPGRST, 86
pad3, 77	SPI1RST, 86
pad4, 78	TIM1RST, 86
pad5, 7 9	USART1RST, 87
BKPRST, 78	t RCC BDCR, 88
CANRST, 78	pad0, 89
DACRST, 78	pad1, <mark>89</mark>
I2C1RST, 77	pad2, <mark>90</mark>
I2C2RST, 77	BDRST, 90
PWRRST, 78	LSEBYP, 89
SPI2RST, 76	LSEON, 88
SPI3RST, 76	LSERDY, 88
TIM2RST, 74	RTCEN, 89
TIM3RST, 74	RTCSEL, 89
TIM4RST, 74	t_RCC_CFGR, 90
TIM5RST, 74	pad0, <mark>93</mark>
TIM6RST, 75	pad1, <mark>94</mark>
TIM7RST, 75	ADCPRE, 92
	•
UART4RST, 77	HPRE, 92
UART5RST, 77	MCO, 94
USART2RST, 76	PLLMUL, 93
USART3RST, 76	PLLSRC, 93
	•
USBRST, 77	PLLXTPRE, 93
WWDGRST, 75	PPRE1, 92
t_RCC_APB2ENR, 79	PPRE2, 92
pad0, 80	SW, 91
pad1, 82	SWS, 91
pad2, <mark>83</mark>	USBPRE, 93
ADC1EN, 82	t_RCC_CIR, 94
ADC2EN, 82	pad0, 97
ADC3EN, 83	pad1, <mark>98</mark>
AFIOEN, 80	pad2, <mark>99</mark>
IOPAEN, 80	pad3, 100
IOPBEN, 81	CSSC, 99
IOPCEN, 81	CSSF, 97
IOPDEN, 81	HSERDYC, 99
IOPEEN, 81	HSERDYF, 96
IOPFEN, 81	HSERDYIE, 98
	•
IOPGEN, 81	HSIRDYC, 99
SPI1EN, 82	HSIRDYF, 96

HSIRDYIE, 98	Standard data types, 21
LSERDYC, 99	t_u64
LSERDYF, 96	Standard data types, 21
LSERDYIE, 98	t_u8
LSIRDYC, 98	Standard data types, 20
LSIRDYF, 96	Testing Applications, 58
LSIRDYIE, 97	vAPPS main, 59
PLLRDYC, 99	vTestApp TestingGPIO main, 59
PLLRDYF, 97	TESTING_APPLICATION_MAIN_FUNC
PLLRDYIE, 98	APPS main.c, 112
t_RCC_CR, 100	TestingGPIO
pad0, 101	APPS_main.c, 112
pad0, 101 pad1, 103	TIM1EN
pad1, 100 pad2, 103	t_RCC_APB2ENR, 82
CSSON, 103	TIM1RST
HSEBYP, 102 HSEON, 102	t_RCC_APB2RSTR, 86 TIM2EN
HSERDY, 102	t_RCC_APB1ENR, 68
HSICAL, 102	TIM2RST
HSION, 101	t_RCC_APB1RSTR, 74
HSIRDY, 101	TIM3EN
HSITRIM, 101	t_RCC_APB1ENR, 68
PLLON, 103	TIM3RST
PLLRDY, 103	t_RCC_APB1RSTR, 74
t_RCC_CSR, 104	TIM4EN
pad0, 105	t_RCC_APB1ENR, 68
pad1, 105	TIM4RST
IWDGRSTF, 106	t_RCC_APB1RSTR, 74
LPWRRSTF, 107	TIM5EN
LSION, 105	t_RCC_APB1ENR, 68
LSIRDY, 105	TIM5RST
PINRSTF, 106	t_RCC_APB1RSTR, 74
PORRSTF, 106	TIM6EN
RMVF, 105	t_RCC_APB1ENR, 68
SFTRSTF, 106	TIM6RST
WWDGRSTF, 107	t_RCC_APB1RSTR, 75
t_RCC_RegisterMap, 107	TIM7EN
AHBENR, 109	t_RCC_APB1ENR, 68
APB1ENR, 109	TIM7RST
APB1RSTR, 109	t_RCC_APB1RSTR, 75
APB2ENR, 109	TOGGLE_BIT
APB2RSTR, 109	Bit Manipulation Math Macros, 12
BDCR, 109	TRUE
CFGR, 108	Standard values, 23
CIR, 108	Standard values, 25
	UART4EN
CR, 108	t_RCC_APB1ENR, 70
CSR, 109	UART4RST
t_s16	t_RCC_APB1RSTR, 77
Standard data types, 21	UART5EN
t_s32	
Standard data types, 21	t_RCC_APB1ENR, 70
t_s64	UART5RST
Standard data types, 21	t_RCC_APB1RSTR, 77
t_s8	USART1EN
Standard data types, 20	t_RCC_APB2ENR, 82
t_u16	USART1RST
Standard data types, 20	t_RCC_APB2RSTR, 87
t_u32	USART2EN
	t_RCC_APB1ENR, 70

```
USART2RST
    t\_RCC\_APB1RSTR, \textcolor{red}{\textbf{76}}
USART3EN
    t_RCC_APB1ENR, 70
USART3RST
    t_RCC_APB1RSTR, 76
USBEN
    t_RCC_APB1ENR, 71
USBPRE
    t_RCC_CFGR, 93
USBRST
    t_RCC_APB1RSTR, 77
vAPPS\_main
    Testing Applications, 59
VOLATILE
    Compiler standard macros, 14
vTestApp_TestingGPIO_main
    Testing Applications, 59
WWDGEN
    t_RCC_APB1ENR, 69
WWDGRST
    t_RCC_APB1RSTR, 75
WWDGRSTF
    t_RCC_CSR, 107
```