UNIVERSITY OF TRIPOLI

Faculty of Engineering · Department of Computer Engineering

Academic Research & Graduation Project Archival Record

OFFICIAL DIGITAL OBJECT IDENTIFIER (DOI) RECORD

Permanent International Scientific Archival Verification · CERN / Zenodo Infrastructure

Specification	Verified Record Detail
Title of Work	A Pipelined Compressed Cache Architecture with Runtime Reconfigurable Associativity and Hazard Forwarding for FPGA Platforms
Digital Object Identifier (DOI)	**10.5281/zenodo.23703709**
Persistent Resolving URI	`https://doi.org/10.5281/zenodo.23703709`
Lead Researcher & Designer	Eng. Mohammed Adel Gweaa (`m.ghawia@uot.edu.ly`)
Academic Supervisor	Dr. Mohamed Muftah Eljhani
Academic Institution	Department of Computer Engineering, Faculty of Engineering, University of Tripoli
Host Source Repository	`https://github.com/mohammed-gweaa/compressed-cache-fpga`
Registered Release Version	Release v1.0.0 (`compressed-cache-fpga-v1.0.0.zip`, 50.88 MB)
Archival Data Facility	Zenodo / CERN Data Center (Geneva, Switzerland)
Registration Date	27 October 2026
Hardware License	CERN-OHL-W-2.0 (CERN Open Hardware Licence Version 2 - Weakly Reciprocal)

Standard BibTeX Citation Entry:

```
@misc{gweaa2026compressedcache,
  author = {Mohammed Adel Gweaa and Mohamed Muftah Eljhani},
  title = {A Pipelined Compressed Cache Architecture with Runtime Reconfigurable
           Associativity and Hazard Forwarding for FPGA Platforms},
  year = {2026},
  doi = {10.5281/zenodo.23703709},
  howpublished = {\url{https://doi.org/10.5281/zenodo.23703709}},
  institution = {University of Tripoli, Faculty of Engineering}
}
```

This certified summary establishes immutable priority of invention and academic provenance for the hardware intellectual property.