

7-Bit Tree-PLRU Decision Hierarchy & Associativity Gating



Synchronous PLRU State Array & Next-State Update Circuits



Legend: 0 / 1 Decision Branch | Bit = 0 / Left Victim Candidate | Bit = 1 / Right MRU Protected | 2-Way Way 0–1 (T_3) | 4-Way Way 0–3 | 8-Way Full ($T_0 \dots T_6$)