Intel Quartus Prime Standard Edition — RTL Netlist Viewer

Design Entity: l2_bdi_cache_top | Target Family: Cyclone IV GX (EP4CGX150DF31C7) | Operating Clock: 50.00 MHz

Hierarchy: Root Module [l2_bdi_cache_top.v]



Architecture Notes: Synthesized under Quartus Prime 22.1std | Out-Of-Context Virtual Pin Verification (999 Pins) | Deterministic 5-Cycle Hit Latency

Verified & Generated for Graduation Project & Thesis Archive