BASIC LOGIC BLOCK - GATE -

Binary
Digital
Input
Signal

Binary
Digital
Output
Signal

Types of Basic Logic Blocks

- Combinational Logic Block Logic Blocks whose output logic value depends only on the input logic values
- Sequential Logic Block
 Logic Blocks whose output logic value
 depends on the input values and the
 state (stored information) of the blocks

Functions of Gates can be described by

- Truth Table
- Boolean Function
- Karnaugh Map

COMBINATIONAL GATES

Name	Symbol	Function	Truth Table
AND	А В X	X = A • B or X = AB	A B X 0 0 0 0 1 0 1 0 0 1 1 1
OR	А x	X = A + B	A B X 0 0 0 0 0 1 1 1 1 1 1 1
I	A — X	X = A	A X 0 1 1 0
Buffer	A — X	X = A	A X 0 0 1 1
NAND	А X	X = (AB)'	A B X 0 0 1 0 1 1 1 1 0 1 1 0
NOR	АX	X = (A + B)'	A B X 0 0 1 0 1 0 1 0 1 1 0 1 0
XOR Exclusive OR	$A \longrightarrow X$	X = A ⊕ B or X = A'B + AB'	A B X 0 0 0 0 0 1 1 1 1 1 0 1 1
XNOR Exclusive NOR or Equivalence		X = (A ⊕ B)' or X = A'B'+ AB	A B X 0 0 1 0 1 0 1 0 0 1 1 1

BASIC IDENTITIES OF BOOLEAN ALGEBRA

[1]
$$x + 0 = x$$

[3] $x + 1 = 1$
[5] $x + x = x$
[6] $x \cdot x = x$
[7] $x + x' = 1$
[8] $x \cdot x' = 0$
[9] $x + y = y + x$
[10] $xy = yx$
[11] $x + (y + z) = (x + y) + z$
[12] $x(yz) = (xy)z$
[13] $x(y + z) = xy + xz$
[14] $x + yz = (x + y)(x + z)$
[15] $(x + y)' = x'y'$
[16] $(xy)' = x' + y'$


[15] and [16]: De Morgan's Theorem

Usefulness of this Table

- Simplification of the Boolean function
- Derivation of equivalent Boolean functions to obtain logic diagrams utilizing different logic gates
 - -- Ordinarily ANDs, ORs, and Inverters
- -- But a certain different form of Boolean function may be convenient to obtain circuits with NANDs or NORs
 - → Applications of De Morgans Theorem

EQUIVALENT CIRCUITS

Many different logic diagrams are possible for a given Function



Computer Organization

COMPLEMENT OF FUNCTIONS

A Boolean function of a digital logic circuit is represented by only using logical variables and AND, OR, and Invert operators.

- → Complement of a Boolean function
 - Replace all the variables and subexpressions in the parentheses appearing in the function expression with their respective complements

$$A,B,...,Z,a,b,...,z \Rightarrow A',B',...,Z',a',b',...,z'$$

 $(p+q) \Rightarrow (p+q)'$

- Replace all the operators with their respective complementary operators

$$\begin{array}{c} \mathsf{AND} \Rightarrow \mathsf{OR} \\ \mathsf{OR} \Rightarrow \mathsf{AND} \end{array}$$


- Basically, extensive applications of the De Morgan's theorem

$$(x_1 + x_2 + ... + x_n)' \Rightarrow x_1'x_2'... x_n'$$

 $(x_1x_2 ... x_n)' \Rightarrow x_1' + x_2' + ... + x_n'$

8


SIMPLIFICATION



Simplification from Boolean function

- Finding an equivalent expression that is least expensive to implement
- For a simple function, it is possible to obtain a simple expression for low cost implementation
- But, with complex functions, it is a very difficult task

Karnaugh Map (K-map) is a simple procedure for simplifying Boolean expressions.




KARNAUGH MAP

Karnaugh Map for an n-input digital logic circuit (n-variable sum-of-products form of Boolean Function, or Truth Table) is

- Rectangle divided into 2ⁿ cells
- Each cell is associated with a *Minterm*
- An output(function) value for each input value associated with a mintern is written in the cell representing the minterm
 → 1-cell, 0-cell

Each Minterm is identified by a decimal number whose binary representation is identical to the binary interpretation of the input values of the minterm.



MAP SIMPLIFICATION - 2 ADJACENT CELLS -

Rule: xy' + xy = x(y+y') = x


Adjacent cells

- binary identifications are different in one bit
- → minterms associated with the adjacent cells have one variable complemented each other

Cells (1,0) and (1,1) are adjacent Minterms for (1,0) and (1,1) are

F = xy' + xy can be reduced to F = x

From the map



$$F(x,y) = \sum (2,3)$$


$$= xy' + xy$$

$$= x$$

IMPLEMENTATION OF K-MAPS - Product-of-Sums Form -

Logic function represented by a Karnaugh map can be implemented in the form of I-OR-AND

If we implement a Karnaugh map using 0-cells, the complement of F, i.e., F', can be obtained. Thus, by complementing F' using DeMorgan's theorem F can be obtained




IMPLEMENTATION OF K-MAPS - Don't-Care Conditions -

In some logic circuits, the output responses for some input conditions are don't care whether they are 1 or 0.

In K-maps, don't-care conditions are represented by d's in the corresponding cells.

Don't-care conditions are useful in minimizing the logic functions using K-map.

- Can be considered either 1 or 0
- Thus increases the chances of merging cells into the larger cells
 - --> Reduce the number of variables in the product terms



COMBINATIONAL LOGIC CIRCUITS

Other Combinational Circuits

Encoder
Decoder
Parity Checker
Parity Generator
etc

Multiplexer

Multiplexer

- Definition
- Logic Diagram
- Application


Digital Logic Circuits

 $\frac{\overline{S_1}}{0}$

4-to-1 Multiplexer

l₃


1	1	l_2 l_3	
			\



1. Decoder

- Definition
- Logic Diagram
- Application (Universal Set)
- Tree of Decoders

1. Decoder: Definition




n to 2ⁿ decoder function:

$$y_i = 1$$
 if En= 1 & $(I_{2, I_1, I_0}) = i$
 $y_i = 0$ otherwise


1. Decoder: Definition

- Ninputs, 2^N outputs
- One-hot outputs: only one output HIGH at once




A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	Ο
1	Ο	0	1	Ο	Ο
1	1	1	Ο	Ο	Ο

Decoder: Logic Diagram




Tree of Decoders

Implement a $4-2^4$ decoder with $3-2^3$ decoders.



Tree of Decoders

Implement a $6-2^6$ decoder with $3-2^3$ decoders.



Tree of Decoders


$$Required\ number\ of\ lower\ order\ decoders = rac{m_2}{m_1}$$

Where,

 m_1 is the number of outputs of lower order decoder.

 m_2 is the number of outputs of higher order decoder.


Here, m_1 = 4 and m_2 = 8. Substitute, these two values in the above formula.




2. Encoder

- Definition
- Logic Diagram
- Priority Encoder

2. Encoder: Definition







Encoder Description:

At most one $I_i = 1$. $(y_{n-1},..., y_0) = i$ if $I_i = 1$ & $E_n = 1$ $(y_{n-1},..., y_0) = 0$ otherwise. A = 1 if $E_n = 1$ and one i s.t. $I_i = 1$ A = 0 otherwise.

Encoder: Logic Diagram




Encoder: Logic Diagram



Combinational Logic Circuits


ENCODER/DECODER

Octal-to-Binary Encoder




2-to-4 Decoder

<u>E</u>	A ₁	A_0	D_0	D_1	D_2	D_3
0	0	0	0	1	1	-
0	0	1	1	0	1	1
0	1	0	1	1	0	_
0	1	1	1	1	1	0
1	d	d	1	1	1	1



Memory Elements

Memory element: a device which can remember v alue indefinitely, or change value on command fro m its inputs.



Characteristic table:


oriotic table.				
Command (at time t)	Q(t)	Q(t+1)		
Set	Х	1		
Reset	Х	0		
Memorise /	0	0		
No Change	1	1		

Q(t): current state Q(t+1) or Q^+ : next state




Memory Elements

Memory element with clock. Flip-flops are memory elements that change state on clock signals.



Clock is usually a square wave.



Memory Elements

- Two types of triggering/activation:
 - pulse-triggered
 - edge-triggered
- Pulse-triggered
 - ❖ latches
 - ❖ ON = 1. OFF = 0
- Edge-triggered
- ❖ flip-flops
 - positive edge-triggered (ON = from 0 to 1; OFF = other time)
 - negative edge-triggered (ON = from 1 to 0; OFF = other time)







S-R Latch

- Complementary outputs: Q and Q'.
- When *Q* is HIGH, the latch is in *SET* state.
- When *Q* is LOW, the latch is in *RESET* state.
- For *active-HIGH input* S-R latch (also known as NOR gate latch),

```
R=HIGH (and S=LOW) ⇒ RESET state
```

S=HIGH (and R=LOW) ⇒ SET state

both inputs LOW ⇒ no change



both inputs HIGH \Rightarrow Q and Q'both LOW (invalid)!


CS1103

S-R Latch

■ Characteristics table for active-high input S-R latc

h:


S	R	Q	Q'	
0	0	NC	NC	No change. Latch remained in present state.
1	0	1	0	Latch SET.
0	1	0	1	Latch RESET.
1	1	0	0	Invalid condition.





S-R Latch


Active-HIGH input S-R latch





Gated D Latch

- Make R input equal to $S' \rightarrow gated D$ latch.
- D latch eliminates the undesirable condition of invalid state in the S-R latch.





Gated D Latch

- When *EN* is HIGH,
 - \div *D*=HIGH → latch is SET
 - $\star D$ =LOW \rightarrow latch is RESET
- Hence when EN is HIGH, Q'follows' the D (data) i nput.
- Characteristic table:

EN	D	Q(t+1)	
1	0	0	Reset
1	1	1	Set
0	X	Q(t)	No change

When EN=1, Q(t+1)=D



Latch Circuits: Not Suitable

- Latch circuits are not suitable in synchronous logic circ uits.
- When the enable signal is active, the excitation inputs a re gated directly to the output Q. Thus, any change in the excitation input immediately causes a change in the latch output.
- The problem is solved by using a special timing control signal called a *clock* to restrict the times at which the states of the memory elements may change.

This leads us to the edge-triggered memory elements




called *flip-flops*.

Edge-Triggered Flip-flops


- *Flip-flops*: synchronous bistable devices
- Output changes state at a specified point on a trig gering input called the *clock*.
- Change state either at the positive edge (rising edge) or at the negative edge (falling edge) of the clock signal.






Edge-Triggered Flip-flops

 S-R, D and J-K edge-triggered flip-flops. Note th e ">" symbol at the clock input.



Positive edge-triggered flip-flops



Negative edge-triggered flip-flops



S-R Flip-flop

- S-R flip-flop: on the triggering edge of the clock pulse,
 - ❖ S=HIGH (and R=LOW) ⇒ SET state
 - ❖ R=HIGH (and S=LOW) ⇒ RESET state
 - ♦ both inputs LOW ⇒ no change
 - ♦ both inputs HIGH ⇒ invalid
- Characteristic table of positive edge-triggered S-R flip-flop:
 S R C(K | O(t+1) | Comments

S	R	CLK	Q(t+1)	Comments	
0	0	X	Q(t)	No change	
0	1	\uparrow	0	Reset	
1	0	\uparrow	1	Set	
1	1	↑	?	Invalid	

X = irrelevant ("don't care")

 \uparrow = clock transition LOW to HIGH



S-R Flip-flop

- It comprises 3 parts:
 - ❖ a basic NAND latch
 - ❖ a pulse-steering circuit
 - a pulse transition detector (or edge detector) circuit
- The pulse transition detector detects a rising (or fall ing) edge and produces a very short-duration spike




S-R Flip-flop

The pulse transition detector.

Positive-going transition

(rising edge)



CS1103

44


Negative-going transition

(falling edge)

CLK*

D Flip-flop

- D flip-flop: single input D (data)
 - ❖ D=HIGH ⇒ SET state
 - ❖ D=LOW ⇒ RESET state
- Q follows D at the clock edge.
- Convert S-R flip-flop into a D flip-flop: add an inverter.



D	CLK	Q(t+1)	Comments
1	↑	1	Set
0	↑	0	Reset

↑ = clock transition LOW to HIGH

A positive edge-triggered D flip-flop formed with an S-R flip-flop.



J-K Flip-flop


- J-K flip-flop: Q and Q' are fed back to the pulse-st eering NAND gates.
- No invalid state.
- Include a *toggle* state.
- ❖ J=HIGH (and K=LOW) ⇒ SET state

 - ♦ both inputs LOW ⇒ no change
 - Dottringuts 20 W > 110 changboth inputs HIGH ⇒ toggle



J-K Flip-flop

■ J-K flip-flop.



Characteristic table.


J	Κ	CLK	Q(t+1)	Comments
0	0	↑	Q(t)	No change
0	1	\uparrow	0	Reset
1	0	\uparrow	1	Set
1	1	\uparrow	Q(t)'	Toggle

$$Q(t+1) = J.Q' + K'.Q$$

Q J K Q(t+1) 0 0 0 0 0 0 1 0 0 0 1 0
0 0 1 0
0 4 0 4
0 1 0 1
0 1 1 1
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 0

T Flip-flop

■ T flip-flop: single-input version of the J-K flip flop, formed by tying both inputs together.



■ Characteristic table.

T	CLK	Q(t+1)	Comments
0	↑	Q(t)	No change
1	\uparrow	Q(t)'	Toggle

$$Q(t+1) = T.Q' + T'.Q$$


Q	T	Q(t+1)
0	0	0
0	1	1
1	0	1
1	1	0



CLOCK PERIOD

Clock period determines how fast the digital circuit operates. How can we determine the clock period?

Usually, digital circuits are sequential circuits which has some flip flops




DESIGN EXAMPLE


Design Procedure:


Specification ⇒ State Diagram ⇒ State Table ⇒ Excitation Table ⇒ Karnaugh Map ⇒ Circuit Diagram

Example: 2-bit Counter -> 2 FF's



current state	input		next state FF inputs			s	
A B	X	Α	В	Ja	Ka	Jb	Kb
0 0	0	0	0	0	d	0	d
0 0	1	0	1	0	d	1	d
0 1	0	0	1	0	d	d	0
0 1	1	1	0	1	d	d	1
1 0	0	1	0	d	0	0	d
1 0	1	1	1	d	0	1	d
1 1	0	1	1	d	0	d	0
1 1	1	0	0	d	1	d	1






n data output lines

READ ONLY MEMORY(ROM)


Characteristics

- Perform read operation only, write operation is not possible
- Information stored in a ROM is made permanent during production, and cannot be changed
- Organization



n data output lines

Information on the data output line depends only on the information on the address input lines.



Computer Architectures Lab

0

Output

 X_0 X_1 X_2 X_3 X_4

0

0

ABC

000

001

010

011

100

101

110

111

TYPES OF ROM

ROM

- Store information (function) during production
- Mask is used in the production process
- Unalterable
- Low cost for large quantity production --> used in the final products

PROM (Programmable ROM)

- Store info electrically using PROM programmer at the user's site
- Unalterable
- Higher cost than ROM -> used in the system development phase -> Can be used in small quantity system

EPROM (Erasable PROM)

- Store info electrically using PROM programmer at the user's site
- Stored info is erasable (alterable) using UV light (electrically in some devices) and rewriteable
- Higher cost than PROM but reusable --> used in the system development phase. Not used in the system production due to erasability

INTEGRATED CIRCUITS

Classification by the Circuit Density

- SSI several (less than 10) independent gates
- MSI 10 to 200 gates; Perform elementary digital functions; Decoder, adder, register, parity checker, etc
- LSI 200 to few thousand gates; Digital subsystem Processor, memory, etc
- VLSI -Thousands of gates; Digital system Microprocessor, memory module

Classification by Technology

- TTL Transistor-Transistor Logic **Bipolar transistors** NAND
- ECL -**Emitter-coupled Logic Bipolar transistor** NOR
- MOS -**Metal-Oxide Semiconductor** Unipolar transistor High density
- **CMOS Complementary MOS** Low power consumption