UART Design and Implementation using Verilog HDL

Modular Design, Verification, and Integration with FIFOs

Prepared by: Mohamed Essam

Date: August 2025

Contents

1. Introduction	3
2. Design Methodology	3
2.1 Baud Rate Generator	3
2.2 Transmitter	3
2.3 Receiver	
2.4 FIFO Buffers	5
3. System Integration	
4. Verification	7
4.1 Testbench Setup	
4.2 Waveform Analysis	8
5. Synthesis	
5.1 Synthesis	
5.2 Resource Utilization	12
5.3 Timing Report	
6. Results and Discussion	13
7. Conclusion	13

1. Introduction

In this project, a Universal Asynchronous Receiver/Transmitter (UART) was designed and implemented using Verilog HDL. The design follows a modular approach, where each block (Transmitter, Receiver, Baud Rate Generator, and FIFO Buffers) was implemented, tested individually with testbenches, and then integrated into a top-level UART system.

2. Design Methodology

The UART design process was divided into smaller modules. Each module was designed, verified using testbenches, and then connected together to form the complete UART system.

2.1 Baud Rate Generator

Function: Generates sampling ticks (s_tick) for synchronization.

Inputs: clk, rst, FINAL_VALUE

Outputs: done (s_tick)


```
module baud rate generator #(parameter BITS=10)(
input clk ,rst,en,
input [BITS-1:0]FINAL_VALUE,
output done
    );
    reg [BITS-1:0] Q reg,Q next;
    always @(posedge clk or posedge rst) begin
       if(rst)
       Q reg<={BITS{1'b0}};
       else if(en)
        Q_reg<=Q_next;
     end
     always @(*) begin
         Q_next=done?{BITS{1'b0}}: Q_reg+1;
     end
    assign done =( Q_reg==FINAL_VALUE);
endmodule
```

2.2 Transmitter

Function: Serializes parallel data and transmits with start and stop bits.

Inputs: clk, rst, tx_din, tx_start, s_tick

Outputs: tx, tx_done_tick





2.3 Receiver

Function: Deserializes incoming serial data into parallel format.

Inputs: clk, rst, rx, s_tick

Outputs: rx_dout, rx_done_tick






2.4 FIFO Buffers


Function: Buffering mechanism for transmit and receive data.

Inputs: din, wr_en, rd_en
Outputs: dout, full, empty



3. System Integration

The transmitter, receiver, baud rate generator, and FIFO buffers were integrated into a top-level UART design. The final UART module allows bidirectional data transfer with buffering and configurable baud rate.



4. Verification

Each module was verified using individual testbenches. Simulation results confirmed correct serialization, deserialization, and data buffering. Waveforms and FSM diagrams were analyzed for validation.

4.1 Testbench Setup


```
| Fig. | Mark |
```

4.2 Waveform Analysis


```
// Test procedure
initial begin
    // Init
    clk = 0;
    rst = 1;
    wr_uart = 0;
    w_data = 8'h00;
    FINAL_VALUE = 10'd650;
    #50;

// Release reset
    rst = 0;
    #20;
```


Baud Rate=9600




Send to tx_fifo 5A, 3C, F0



Once tx_fifo not Empty tx_start take action and dout_to_tx_din[7:0] and send data over tx






8'hA5 =8'b10100101


Tx=start_bit(0)+10100101 +stop_bit(1)

At same time rx =tx




Rx receive the data and store it at rx_fifo

```
wr_uart = 0;
                                                               end
        send_byte(8'hF0);
                                                               endtask
                                                              task receive_byte;
        #4000000;
                                                                   begin
receive_byte;
#50;
                                                                       @(posedge clk);
receive_byte;
                                                                       rd_uart = 1;
#50;
                                                                       @(posedge clk);
receive_byte;
                                                                       rd_uart = 0;
#50;
receive_byte;
                                                                   endtask
#20;
                                                           endmodule
        $stop;
```




5. Synthesis

5.1 Synthesis



5.2 Resource Utilization



5.3 Timing Report

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.979 ns	Worst Hold Slack (WHS):	0.130 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	271	Total Number of Endpoints:	271	Total Number of Endpoints:	125
All user enecified timing constrain	nte aro mot				

6. Results and Discussion

The UART system successfully transmitted and received data at different baud rates. FIFO ensured smooth data flow without data loss. The modular verification approach simplified debugging and improved reliability.

7. Conclusion

This project demonstrated a modular UART implementation in Verilog HDL. Future work may include parity bit support, error detection, and extension for multi-channel UARTs.