**Graphene Devices for Beyond-CMOS Heterogeneous Integration**

Submitted in partial fulfillment of the requirements for

the degree of

Doctor of Philosophy

in

Electrical and Computer Engineering

Mohamed Darwish

B.S., Electronics and Communications Engineering, Ain Shams University

M.S., Electronics and Communications Engineering, Ain Shams University

Carnegie Mellon University

Pittsburgh, PA

September 2017

© Mohamed Darwish, 2017

All rights reserved

# Acknowledgements

# Abstract

# Table of Contents

# List of Tables

# List of Figures

1. Introduction

## Economics of Scaling and Moore’s Law

## Beyond-CMOS Materials and Devices

## Graphene as a Beyond-CMOS Material

## Overview of Document

1. The Electronic Properties of Graphene

## Electronic Band Structure of Graphene

## Klein-Tunneling and the Absence of Backscattering

## The Role of the Substrate

## Charge Transport in CVD Graphene

## Contact-Induced Doping

## Characterization of Graphene

### Raman Analysis

### Constant Mobility Model

1. All-Graphene Neuromorphic Computing Architectures

## Cellular Neural Networks (CNNs)

## All-Resistance CNNs

## Graphene Neurons and Synapses

## Measurement Results

## Conclusion

1. Graphene Low-Loss Diodes

## Geometric Graphene Diodes

## Oblique Incidence Diodes

## Performance Limitations

### Lead Resistance

### Momentum Distribution Smearing by Scattering

## Measurement Results

## Conclusion

1. Current Technological Limitations on Graphene Devices and Circuits

## Contact Engineering

### Electrical Resistance

### Thermal Interface Conductance

## Interface Roughness

1. Conclusion and Future Work

## Alloyed Contacts for Optimized Thermal and Electrical Contact Resistance

## CVD Graphene over CVD hBN

## Mixing 2D Materials for Optimized Contacts

# References

1. Graphene Processing

## Preprocessing Anneal

## Photolithography

## Electron-Beam Lithography

## Electron-Beam Evaporation

## Top Gate Oxide/Passivation Deposition

1. Fabrication of a Dual-Gated Graphene FET
2. Measurement Setup for Dual-Gated Graphene FETs
3. Measurement Setup for Graphene Diodes