
t = 4
t = 8
t = 16
cache
state


+
=
S_{t-1}
$v_t\, k_t^\top$
S_t