#### **CS221: Digital Design**

http://jatinga.iitg.ernet.in/~asahu/cs221

# FSM: Optimization and State Encoding

A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

# <u>Outline</u>

- FSM State Optimization
- Row Matching method
- Partitioning method
- Implication chart

#### **FSM State Minimization**

- Minimizing number of state reduce
  - Requirement of bigger size state register
  - Possibly reduce the CCC

#### **Some Definitions**

- State Equivalence: S1 and S2 are equivalent if for every input sequence applied to machine goes to same NS and Output
  - If S1(t+1)=S2(t+1) and Z1=Z2 then S1=S2

 Distinguishable States: Two states S1 and S2 are Distinguishable iff there exist at least one finite input sequence which produce different outputs from S1 and S2

### **Methods**

- Row Matching Method
  - Completely specified machine (n<sup>2</sup> edges)
  - Partially specified machine
- Partitioning Method
- Implication Chart Method


## **Row Matching Methods**

#### **State Minimization Another Example**

Sequence Detector for 010 or 110

• After is asserted after each 3 bit input sequence if it consist

of 110 or 010



- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	<b>SO</b>	<b>SO</b>	0	0
01	<b>S4</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	<b>SO</b>	<b>SO</b>	0	0
11	<b>S6</b>	<b>SO</b>	<b>SO</b>	1	0

( SO S1 S2 S3 S4 S5 S6 )

 S4 and S6 are different as compared to other States based on output

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	SO	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	SO	S0	1	0

( SO S1 S2 S3 S5) (S4 S6)

S4 and S6 have same NS and O/P, they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	S0	S0	1	0

( SO S1 S2 S3 S5) (S4 S6 )

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	SO	<b>SO</b>	0	0
11	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0

( S0 S1 S2 S3 S5) (S4')

S3 and S5 have same NS and O/p, so they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01/11	<b>S4</b> ′	S0	S0	1	0
10	<b>S5</b>	SO	S0	0	0

(S1 S2) (S0 S3 S5) (S4')

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	S3'	<b>S4'</b>	0	0
1	<b>S2</b>	S3'	<b>S4'</b>	0	0
00/10	S3'	SO	<b>SO</b>	0	0
01/11	<b>S4'</b>	S0	<b>SO</b>	1	0

(S1S2)(S0S3')(S4')

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	S3'	<b>S4'</b>	0	0
1	<b>S2</b>	S3'	<b>S4'</b>	0	0
00/10	<b>S3'</b>	SO	<b>SO</b>	0	0
01/11	<b>S4</b> ′	S0	<b>SO</b>	1	0

(S1S2)(S0S3')(S4')

S1 and S2 have same NS and O/P, they are same

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	SO	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	S3'	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S3'</b>	<b>S4'</b>	0	0
00/10	S3'	SO	S0	0	0
01/11	<b>S4'</b>	SO	S0	1	0


(S1S2)(S0S3')(S4')

No further matching = → Reduced one

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1'</b>	<b>S1'</b>	0	0
0/1	<b>S1'</b>	<b>S3'</b>	<b>S4'</b>	0	0
00/10	S3'	<b>SO</b>	<b>SO</b>	0	0
01/11	S4'	S0	<b>SO</b>	1	0


(S1')(S0)(S3')(S4')


# **Minimized FSM**



#### **State Reduction: Row Matching**

#### **Method Fallacies**





Odd Parity Checker: two alternative state diagrams

- Identical output behavior on all input strings
- FSMs are equivalent, but require different implementations
- Design state diagram without concern for # of states, Reduce later

### **Critique of Row Matching**

- Straightforward to understand and easy to implement
- Problem: does not allows yield the most reduced state table!

#### **Next State**


<b>Present State</b>	X=0	X=1	Output	
S	S	S	0	(SOS1S2) Based on
S	S	S	1	output (SOS2) (S1)
S	S	<b>S</b> <sub>1</sub>	0	

No way to combine states S0 and S2 based on Next State Criterion!

# **Partitioning Methods**

- Form an initial partition (P<sub>1</sub>) that includes all states.
- Form a 2<sup>nd</sup> partition (P<sub>2</sub>) by separating the states into two blocks based upon their output values.
- Form a third partition (P<sub>3</sub>) by separating the states into blocks corresponding to the next state values.
- Continue partitioning until two successive partitions are the same (i.e.  $P_{N-1} = P_N$ ).
- All states in any one block are equivalent
  - Equivalent states can be combined into a single state.

#### Example of State Wilnimization:



Present	Next	Output	
state	w = 0	w = 1	Z
A	В	C	1
В	D	F	1
C	F	E	0
D	В	G	1
E	F	C	0
<b>F</b>	E	D	0
G	F	G	0

**Initial Partition:** 

$$P_1 = (ABCDEFG)$$

The initial partition contains all states in the state diagram / table.


Separate states based on output value.

$$- P_2 = (ABD)(CEFG)$$

Present	Next	Output		
state	w = 0 $w = 1$		Z	
A	В	C	1	
В	D	F	1	
C	F	E	0	
D	В	G	1	
E	F	C	0	
F	E	D	0	
G	F	G	0	


$$P_2 = (ABD)$$
 (CEFG)

Separate states based on next state values.




$$P_3 = (ABD) (CEG) (F)$$

Separate states based on next state values.



$$P_{\Delta} = (AD) (CEG) (F) (B)$$

Separate states based on next state values.




- Since  $P_4 = P_5$ , state minimization is complete.
- The equivalent states are:
  - A = D
    C = E = G
    P<sub>4</sub> = (AD) (CEG) (F) (B)
    B
    F
- Thus, the FSM can be realized with just 4 states.

### **FSM: State Minimization**

Present	Next	Output	
state	w = 0	w = 1	Z
Α	В	С	1
В	Α	F	1
C	F	C	0
F	С	Α	0

Minimized State Table

#### **FSM: State Minimization**




Minimized State Diagram

#### **State Minimization Another Example**

Sequence Detector for 010 or 110

After is asserted after each 3 bit input sequence if it consist

of 110 or 010



- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	SO	S0	0	0
11	<b>S6</b>	S0	S0	1	0

( SO S1 S2 S3 S4 S5 S6 )

 S4 and S6 are different as compared to other States based on output

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	S0	<b>S1</b>	<b>S2</b>	0	0
0	<b>S1</b>	<b>S3</b>	<b>S4</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S6</b>	0	0
00	<b>S3</b>	S0	S0	0	0
01	<b>S4</b>	SO	<b>SO</b>	1	0
10	<b>S5</b>	S0	S0	0	0
11	<b>S6</b>	SO	S0	1	0

( SO S1 S2 S3 S5) (S4 S6)

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		PS NS OUTPUT		IT
		X=0	X=1	X=0	X=1	
Reset	SO	<b>S1</b>	<b>S2</b>	0	0	
0	<b>S1</b>	<b>S3</b>	<b>S4'</b>	0	0	
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0	
00	<b>S3</b>	SO	SO	0	0	
01/11	<b>S4'</b>	SO	SO	1	0	
10	<b>S5</b>	<b>SO</b>	<b>SO</b>	0	0	

( S1 S2) (S0 S3 S5) (S4')

S1S2 gives to next state S4' which not from the same set (S0 S1 S2 S3 S5)

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		NS OUTPUT		IT
		X=0	X=1	X=0	X=1	
Reset	SO	<b>S1'</b>	<b>S1'</b>	0	0	
0	<b>S1'</b>	<b>S3</b>	<b>S4'</b>	0	0	
1	<b>S1'</b>	<b>S5</b>	<b>S4'</b>	0	0	
00	<b>S3</b>	S0	S0	0	0	
01	<b>S4'</b>	S0	S0	1	0	
10	<b>S5</b>	S0	S0	0	0	

(S1') (S0 S3 S5) (S4')

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1'</b>	<b>S1'</b>	0	0
0	<b>S1'</b>	<b>S3</b>	S4'	0	0
1	<b>S1'</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	SO	S0	0	0
01	<b>S4</b> ′	SO	S0	1	0
10	<b>S5</b>	S0	SO	0	0
11	<b>S4'</b>	SO	S0	1	0

(S1') (S0 S3 S5) (S4')

S0 gives to next state S1' which not from the same set (S0 S3 S5)

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS	NS		PS NS OUTPUT		IT
		X=0	X=1	X=0	X=1	
Reset	S0	<b>S1'</b>	<b>S1'</b>	0	0	
0	<b>S1'</b>	<b>S3</b>	<b>S4'</b>	0	0	
1	<b>S1'</b>	<b>S5</b>	<b>S4'</b>	0	0	
00	<b>S3</b>	S0	<b>SO</b>	0	0	
01	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0	
10	<b>S5</b>	S0	<b>SO</b>	0	0	
11	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0	

(S1')(S0)(S3 S5)(S4')

S3,S5 gives to next state S0 and same o/p 0

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010

Input	PS NS C		NS		IT
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1'</b>	<b>S1'</b>	0	0
0/1	<b>S1'</b>	S3'	S4'	0	0
00/10	S3'	S0	<b>SO</b>	0	0
01/11	S4'	S0	S0	1	0


(S1')(S0)(S3')(S4')

- Sequence Detector for 010 or 110
- After is asserted after each 3 bit input sequence if it consist of 110 or 010


Input	PS	NS		OUTPUT	
		X=0	X=1	X=0	X=1
Reset	<b>SO</b>	<b>S1'</b>	<b>S1'</b>	0	0
0	<b>S1'</b>	<b>S3</b>	<b>S4'</b>	0	0
1	<b>S2</b>	<b>S5</b>	<b>S4'</b>	0	0
00	<b>S3</b>	<b>SO</b>	<b>SO</b>	0	0
01	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0
10	<b>S5</b>	<b>SO</b>	<b>SO</b>	0	0
11	<b>S4'</b>	<b>SO</b>	<b>SO</b>	1	0


(S1')(S0)(S3')(S4')

# **Minimized FSM**



#### State Reduction Partition Methods





0

Odd Parity Checker: two alternative state diagrams

- Identical output behavior on all input strings
- FSMs are equivalent, but require different implementations
- Design state diagram without concern for # of states, Reduce later

#### **Partitioning Methd**

#### **Next State**

<b>Present State</b>	X=0	X=1	Output	(S0S1S2)
S	S	S	0	Based on
S	S	S	1	output (SOS2) (S1)
S <sub>2</sub>	S	<b>S</b> <sub>1</sub>	0	

#### But was not possible with Row matching method

