#### Lect 10

#### **Combinational Block design**

#### **CS221: Digital Design**

Dr. A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

# **Outline**

- Combinational Block
- Encoder, Priority Encoder
  - -Decoder: N to 2N, Encoder: 2N to N
  - Decoder : Output selector
- Multiplexor: The input selector......
  - $-2^{N}$  to 1, N select line
- Adder, Substractor, BCD Adder
- Binary Multiplier
- Other Encoders

# **Study of Components**

- Decoder, Encoder
- Multiplexor
- Logic Implementation Using MUX & Decoder
- Mux: 7 Segment Display
- 4 Bit Adder
- N- Bit Adder

gates

• Ex: F = ab + c', G = ab + bc

a

Option 1: Separate circuits


Option 2: Shared gates

### **Decoder**

- Reception counter: When you reach a Academic Institute
  - Receptionist Ask: Which Dept to Go?
  - Customer : CSE
  - Receptionist Redirect you to some building according to your Answer. == > Go to Core II
- Decoder : knows what to do with this: Decode
- Digital Case: == > N input: 2<sup>N</sup> output
- · Memory Addressing
  - Address to a particular location

#### **Decoders**


- **Decoder**: Popular combinational logic building block, in addition to logic gates
  - Converts input binary number to one high output
- 2-input decoder: four possible input binary numbers
  - So has four outputs, one for each possible input binary number




Multiple-Output Circuits

• Many circuits have more than one output

• Can give each a separate circuit, or can share






# **Boolean Function Implementation using Decoders**

- As Decoder covers all the Minterms
- Using a n-to-2n decoder and OR gates any functions of n variables can be implemented.
- Example: Full Adder  $S(x,y,z) = \Sigma(1,2,4,7)$ ,  $C(x,y,z) = \Sigma(3,5,6,7)$
- Functions S and C can be implemented using a 3-to-8 decoder and two 4-input OR gates

**Decoder: Covers All Minterms** 






## **Activation of LEDs**


 $F_a(W,X,Y,Z) = \Sigma m(0,2,3,5,6,7,8,9) +$ Σd(10, 11,12,13,14,15)


- 0 : a,b,c,d,e,f
- 5:a,f,g,c,d
- 6:**a**,f,g,c,d,e
- 1: b,c
- 2:a,b,g,e,d
- 7:a,b,c
- 3:a,b,g,c,d
- 8:a,b,c,d,e,f,g
- 9:a,b,c,d,f,g
- 4:f,g,b,c

# **BCD to 7 Segment Display**

- BCD are 4 bit
- Design a decoder to drive 7 segment LED







#### **Encoders**

- A digital circuit perform the inverse operation of Decoder
- 4x2 Encoder: 4 input lines A, B, C, D and two output lines X, Y

Α	В	С	D	Х	Υ
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

X=A'B'CD'+A'B'C'D =A'B'(CD'+C'D)

Y=A'BC'D'+A'B'C'D =A'C'(BD'+B'D)

X=C+D Y=B+D

#### **Priority Encoders**

- Encoder with priority function
- Two or more input is 1 at the same time: input with highest priority will take precedence
- When all the input are 0 it is invalid: V=0

Α	В	С	D	Χ	Υ	٧
0	0	0	0	0	0	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	Х	1	0	1	0	1
X	Х	Х	1	1	1	1

X=C+D Y=D+BC' //mistake in class is => corrected... V=A+B+C+D

# **Multiplexor (Mux)**

- Multiplex: Cinema, TDM, High BW
- Mux: Another popular combinational building block
  - Routes one of its N data inputs to its one output, based on binary value of select inputs
  - -4 input mux → needs 2 select inputs to indicate which input to route through
  - -8 input mux  $\rightarrow$  3 select inputs
  - $-N \text{ inputs } \rightarrow \log_2(N) \text{ selects}$

# Multiplexor (Mux) • Mux: Another popular combinational building block — Like a railyard switch

