Lect 20 Verilog HDL

CS221: Digital Design

Dr. A. Sahu

Dept of Comp. Sc. & Engg.

Indian Institute of Technology Guwahati

9/10/2018

Outline

- HDL Programming : Verilog HDL
- HDL Rules
- HDL Module and Examples
- HDL levels : Data flow, Structural and Behavioral, UDP
- Testing and Simulation

9/10/2018

Boolean Expressions

- Use reserved word assign
- AND (&), OR (|) and NOT (~)
- Example:

// Boolean Circuit representation
module Boolean Circuit (E,F,A,B,C,D);
output E,F;
input A,B,C,D;

assign E= A| (B&C)| (~B&D);
assign F= (~B &C) | (B& ~C & ~D);
endmodule

User Defined Primitives

- System primitives: and, or, nand, xor
- One way is to define own primitive by a Truth Table....
- Use primitive and endprimitive to create a UDP
- It is declared with the reserved word **primitive** followed by a name and port list
- One output and it must be listed first in the port listing and following the output declaration


10/09/20


User Defined Primitives


- Any number of inputs, however the order given in the port declaration must be the same as the Table
- The table must start with the reserved word table and end with endtable
- The values of the inputs are listed in order and separated from output by: the line ends with;

10/09/201

```
User Defined Primitives (UDP)
primitive UDP_02467 (D,A,B,C);
output
input
            A,B,C;
// Truth Table for D= f( A, B, C) = \Sigma m(0,2,4,6,7);
table // A B
                  С
                        :
                              D
                                  // headers
                  0
      0
            0
                              1:
      0
            0
                  1
                              0;
                              1;
                              0;
                  1
            0
                  0
                              1;
                              0;
            1
                  0
                              1;
endtable
 endprimitive
```







Construct a "test bench" for your design Develop your hierarchical system within a module that has input and output ports (called "design" here) Develop a separate module to generate tests

Connect these together within another module ("testbench")

for the module ("test")


How to build and test a module

module testbench ();
wire I, m, n;
design d (I, m, n);
test t (I, m);

initial begin
//monitor and display
...

module design (a, b, c);
input a, b;
output c;
...

module test (q, r);
output q, r;
initial begin
//drive the outputs with signals



Verilog Examples: TB of HA Module testAdd generated inputs for module halfAdd and displayed changes. Module halfAdd was the design module tBench; wire su, co, a, b; halfAdd ad(su, co, a, b); testAdd tb(a, b, su, co); endmodule module halfAdd (sum, cOut, a, b); outputsum, cOut; input a, b; xor #2 (sum, a, b); and #2 (cOut, a, b); endmodule

```
Verilog Examples: TB of HA
module testAdd(a, b, sum, cOut);
  input
           sum, cOut;
 output
                 a. b:
  reg
           a. b:
  initial begin
    $monitor ($time,, "a=%b, b=%b, sum=%b,cOut=%b",
                   a, b, sum, cOut);
   a = 0; b = 0;
    #10 b = 1;
   #10 a = 1;
    #10 b = 0;
    #10 $finish;
 end
endmodule
```

The test module

- It's the test generator
- Śmonitor
 - prints its string when executed.
 - after that, the string is printed when one of the listed values changes.
 - only one monitor can be active at any time
 - prints at end of current simulation time

15


The test module (continued)


- Function of this tester
- at time zero, print values and set a=b=0
- after 10 time units, set b=1
- after another 10, set a=1
- after another 10 set b=0
- $\boldsymbol{-}$ then another 10 and finish

module testAdd(a, b, sum, cOut): sum, cOut; input output a, b; initial begin \$monitor (\$time,, "a=%b, b=%b, sum=%b,cOut=%b", a, b, sum, cOut); a = 0; b = 0;#10 b = 1; #10 a = 1; #10 b = 0;#10 \$finish; end endmodule

```
Example: Full Adder
                S II A
                                        sum
in1
         Half
                           Half
        Adder 1
                          Adder
in2 B
                C 12
                      В
                                 C 13
         ha1
                           ha2
                                          cout
cin
```

```
Example: Full Adder
module full_adder(sum,cout,in1,in2,cin);
output
         sum, cout;
         in1, in2, cin;
input
                                     Module
wire sum, cout, in1, in2, cin;
                                     name
wire I1, I2, I3;
                                     Instance
                                      name
half_adder hal(I1, I2, in1, in2);
half_adder ha2(sum, I3, I1, cin);
assign cout = I2 || I3;
endmodule
```





Full Adder and 4 bit adder S = A ⊕ B ⊕ Cin Cout = A.B + B.Cin + A.Cin module FA(output S, Cout, input A,B,Cin); assign S=A^B^Cin; assign S= (A&B) | (B &Cin) | (A&Cin); endmodule module 4BitRCA (output[3:0] S, output C4, input[3:0] A,B, input C0); wire C1. C2, C3; //Instantiate Chain of Full Adder FA FA0 (S[0], C1, A[0], B[0], C0); FA FA1 (S[1], C2, A[1], B[1], C1); FA FA2 (S[2], C3, A[2], B[2], C2); FA FA3 (S[3], C4, A[3], B[3], C3); endmodule


Verilog HDL Models HDL model specifies the relationship between input signals and output signals HDL uses special constructs to describe hardware concurrency, parallel activity flow, time delays and waveforms Verilog code for a AND gate module and gate(y, x1, x2); input x1, x2; output y; and(y, x1, x2); endmodule

```
Verilog Examples
module Add half (sum, c out, a, b);
 output
              sum, c_out;
 input
              a, b;
 wire
              c_out_bar;
        G1 (sum, a, b);
        G2 (c_out_bar, a, b);
 nand
        G3 (c_out, c_out_bar);
 not
endmodule
 * the instance name of Verilog primitives is
 optional.
```

Verilog Example: behavioral model

Behavioral Model - Procedures (i) Procedures = sections of code that we

- Procedures = sections of code that we know they execute sequentially
- Procedural statements = statements inside a procedure (they execute sequentially)
- e.g. another 2-to-1 mux implem:



Behavioral Model - Procedures (ii)

- Modules can contain any number of procedures
- Procedures execute in parallel (in respect to each other)
- And can be expressed in two types of blocks:
 - initial \rightarrow they execute only once
 - always → they execute for ever (until simulation finishes)

9/10/2018

"Initial" Blocks Start execution at sim time zero and finish when their last statement executes module nothing; initial \$display("I'm first"); initial begin #50; \$display("Really?"); end will be displayed at sim time 0 Will be displayed at sim time 50 endmodule

"Always" Blocks

 Start execution at sim time zero and continue until sim finishes

```
always begin end always begin end end end
```

```
Events (i)

always @(signall or signal2 or ..)
begin

execution triggers every time any signal changes

always @(posedge clk)
begin

execution triggers every time clk changes from 0 to 1

always @(negedge clk)
begin

execution triggers every time clk changes from 0 to 1


execution triggers every time clk changes from 1 to 0
```


module half_adder(S, C, A, B); output S, C; input A, B; reg S,C; wire A, B; always @(A or B) begin S = A ^ B; C = A && B; end endmodule 9/10/2018

```
Events (ii): wait

always begin
wait (ctrl)
#10 cnt = cnt + 1;
#10 cnt2 = cnt2 + 2;
end

execution loops every
time ctrl = 1 (level sensitive
timing control)
```





```
Procedural Statements: if
module mux4_1(out, in, sel);
output out;
input[3:0] in;
input[1:0] sel;

reg out;
wire [3:0] in;
wire [1:0] sel;

always @(in or sel)
    if (sel == 0)
        out = in[0];
    else if (sel == 1)
        out = in[1];
    else if (sel == 2)
        out = in[2];
    else
        out = in[3];
endmodule
```

```
Procedural Statements: case
module mux4_1(out, in, sel);
output
input[3:0]
              out;
              in;
input[1:0]
              sel;
              out;
wire [3:0]
wire [1:0]
              in;
sel;
always @(in or sel)
    case (sel)
         0: out = in[0];
         1: out = in[1];
         2: out = in[2];
         3: out = in[3];
     endcase
endmodule
```

Procedural Statements: for

Procedural Statements: while module count(Y, start); output [3:0] Y; input reg [3:0] start; integer wire i; initial Y = 0;always @(posedge start) i = 0;while (i < 3) begin</pre> #10 Y = Y + 1;i = i + 1;end end

endmodule

Procedural Statements: repeat

$\begin{array}{c|c} \textbf{Procedural Statements: forever} \\ \hline \textbf{forever stmt;} \\ \hline \textbf{forever stmt;} \\ \hline \textbf{Executes until sim finishes} \\ \hline \\ \textbf{Initial begin clk} \\ \textbf{Clk} = 0; \\ \textbf{forever } \#10 \text{ clk} = \text{\simclk$;} \\ \textbf{end} \\ \hline \\ \textbf{other_module1 ol(clk, ..);} \\ \textbf{other_module2 o2(.., clk, ..);} \\ \textbf{endmodule} \\ \hline \\ \textbf{publication} \\ \hline \\ \textbf{other_module2 o2(..., clk, ...);} \\ \textbf{endmodule} \\ \hline \\ \textbf{other_module4} \\ \hline \\ \textbf{other_module5} \\ \hline \\ \textbf{other_module4} \\ \hline \\ \textbf{other_module5} \\ \hline \\ \textbf{other_modu$

Mixed Model Code contains various both structure and behavioral styles module simple(Y, c, clk, res); output Y; c, clk, res; input Υ; req c, clk, res, n; c n wire clk not(n, c); // gate-level always @(res or posedge clk) if (res) Y = 0;else Y = n;endmodule 9/10/2018

System Tasks

Always written inside procedures

- \$display("..", arg2, arg3, ..);
 - much like printf(), displays formatted string in std output when encountered
- \$monitor("..", arg2, arg3, ..);
 - \$display(), but .. displays string each time any of arg2, arg3, .. Changes
- \$stop; → suspends sim when encountered
- \$finish; → finishes sim when encountered

9/10/20

System Tasks

Always written inside procedures

- \$fopen("filename");
 - returns file descriptor (integer);
 - Then you can use \$fdisplay(fd, "..", arg2, arg3, ..); or \$fmonitor(fd, "..", arg2, arg3, ..); to write to file
- \$fclose(fd); → closes file
- \$random(seed); → returns random integer;
 - -integer as a seed


9/10/201


Format	Display
%d or %D	Display variable in decimal
%bor%B	Display variable in binary
%s or %S	Display string
%h or %H	Display variable in hex
%c or %C	Display ASCII character
%m or %M	Display hierarchical name
%v or %V	Display strength
%o or %O	Display variable in octal
%tor%T	Display in current time format
%e or %E	Display real number in scientific format
%for%F	Display real number in decimal format
%g or %G	Display scientific or decimal, whichever
	is shorter


Veriety of Coding Style in Verilog


4x1 Mux Example


9/10/2018














```
4x1 Multiplexer
module mux1(S, d, q);
      input[1:0] S;
input[3:0] d;
                                        D[1]
                                                               q
                                       D[2]
       output q;
                                       D[3]
                                       S[1]..s[0]
       reg q;
wire[1:0] S;
wire[3:0] d;
always @(d or S)
begin case (S)
       0: q = d[0];
       1: q = d[1];
       2: q = d[2];
       3: q = d[3];
endcase
endendmodule
```

```
primitive Mux (y, a, b, sel); // combinational UDP
    output y;
    input a, b, sel;
    table // a b sel : y
        0 ? 0 : 0;
        1 ? 0 : 1;
        ? 0 1 : 0;
        ? 1 1 : 1;
endtable
endprimitive
```