Some sample submission for "ASM Chart Multiplier"

Verilog file and Testbench

Sample format for submission:

```
Student Name=
                Tanvish
                                  Roll No.=
                                                  180101092
Verilog file:
module MULTPLIER(
    input [3:0] A,
    input [3:0] B,
    input clk,
   output [7:0] 0
);
reg [3:0] a ;
reg [4:0] b;
reg [3:0] c;
reg [3:0] count;
always @(A or B)
begin
    a = A;
    b = 0;
    c = B;
    count = 0;
end
always @(posedge clk)
begin
    $display("output",0);
    if(!(count == 5))
    begin
```

```
begin
            c = c \gg 1;
           c[3] = b[0];
            b = b >> 1;
            b = b + a;
        end
        else
        begin
            c = c >> 1;
           c[3] = b[0];
            b = b >> 1;
        end
        count++;
    end
end
assign 0[7:4] = b[3:0];
assign 0[3:0] = c[3:0];
endmodule
Test bench
`timescale 1ns / 1ps
module TEST_BENCH;
reg [3:0] A;
```

if(c[0])

```
reg [3:0] B;
wire [7:0] 0;
reg clk = 0;
integer i;
initial begin
    for(i = 0;i<300;i++)
   begin
   #5 clk = ~clk;
    end
end
initial begin
A = 4;
B = 5;
#90
A = 3;
B = 3;
#90
A = 9;
B = 8;
#90
A = 15;
B = 12;
end
```

endmodule