

Handoff — state of the project, 28 September 2026

Written for the next session (human or Claude) picking this up on another machine. It says what exists, what is verified, what is open and what to do next. `docs/status.md` remains the long-form record; this is the short one.

1. Standing rules — these override defaults

- 1. **Safety and reliability come before cost, size and convenience.** Check at worst-case corners (datasheet min/max, -40 °C and +125 °C, 105 °C board ambient, reverse battery, ISO 7637-2 pulse 2a), never at typical. Prefer a topology that removes a failure mechanism over one that manages it. State failure modes and which direction is safe.
- 2. **No AI attribution in commits.** No `Co-Authored-By`, no "Generated with" line. (Commits `1332322 .. 7a189fe` carry such trailers from before the rule; they are left alone deliberately — do not rewrite that history.)
- 3. **Deliverables are files in this repository.** No externally hosted pages.
- 4. **Verify with the project venv and `set -o pipefail`.** Never a bare `python3`, and never `| tail` in a chain that gates a commit — a piped tail once let a 22/24 suite into a commit claiming 24/24.
- 5. **Nothing is claimed without a check that runs.** A caveat in prose gets believed; a corner that is written as an enforced check is the one that gets caught. Every finding in this project was found this way.

2. Setting up on a new machine

```
git clone https://github.com/mohan4220/ecu25kva.git
cd ecu25kva
python3 -m venv .venv # .venv is git-ignored
.venv/bin/pip install numpy markdown matplotlib pypdf
```

System packages (not pip):

Need	Why	Notes
<code>kicad</code> 7.x, with <code>kicad-cli</code>	netlist export, SVG/PDF plots	schematics are generated, never hand-edited
KiCad stock symbol + footprint libraries	<code>/usr/share/kicad/{symbols, footprints}</code>	<code>hw/gen_footprints.py</code> derives from them
<code>libngspice.so.0</code>	the simulator, driven by ctypes	override the path with <code>NGSPICE_LIB=</code> if it lives elsewhere

Need	Why	Notes
inkscape , imagemagick	only for eyeballing rendered sheets	optional

Verify the whole project in one go:

```
set -o pipefail
.venv/bin/python sim/run_sim.py | tail -3      # expect 24/24 blocks pass
.venv/bin/python hw/check_netlist.py | tail -6  # expect "schematic connectivity OK", 2 open it
.venv/bin/python hw/assign_passives.py         # expect 202 packaged, 0 unresolved
.venv/bin/python docs/build_pdf.py | tail -1    # rebuilds docs/pdf/ECU-Bible.pdf
```

The schematics are generated. Edit `hw/gen_sheet_*.py` , then `.venv/bin/python hw/gen_sheet_<name>.py --force` . Without `--force` the generator refuses to overwrite a non-empty file. After adding or re-valuing any R or C, re-run `assign_passives.py` and then regenerate the sheets again so the footprints land.

3. Where things stand

Phase 2 (schematic capture) is complete and checked. Ten hierarchical sheets, root wired, project netlist verified. Phase 3 (part selection) is most of the way through; phase 4 (PCB) has not started, and no firmware exists.

Gate	State
Simulation blocks	24 of 24 pass
Netlist connectivity	passes, with 2 named open items
Footprints	300 of 319 components
Chip R and C packaged	202 of 202

Verified part numbers are in `docs/bom_requirements.md` under "Chosen parts" — every one against a datasheet that was actually retrieved and read. That now covers the MCU, regulators, supervisor, gate drivers, current-sense and difference amplifiers, comparator, the boost controller, all sixteen power FETs, the small-signal FETs, 27 diodes, the gate-rail transistors, the buck inductor, and the packaging of every chip resistor and capacitor.

Design decisions taken with the owner are in `docs/decisions-log.md` — the four approved findings, the discrete-input redesign and the sensor-supply redesign, with the options and reasoning for each.

4. What is open, in the order I would do it

4.1 Three approved redesigns, not yet built

1. **POWER-PATH** — move the injector and EGR supply onto connector pins 04/06 (10 A fused each in the loom) with their own protection, leaving pin 21 feeding the electronics through the EMI filter and reverse FET. Today every high-current load runs through a path whose reverse FET was sized for 5 A and whose filter never stated a DC current. Blocks: L101, L102, F101. See `docs/bom_requirements.md` § POWER-PATH.
2. **SENSOR-PTC → trackers** — one TPS7B4253-Q1 per sensor group, ADJ tracking 5V_MAIN, behind a 100 V-class overvoltage cut-off (an LTC4368-class controller was the candidate; **its datasheet was not retrieved yet — do that first**) with a 47 μ F hold-up capacitor. The cut-off exists because the tracker's IN pin is rated 45 V and the rail reaches 73.3 V for 50 μ s. Replaces F201–F203 and the whole SENSOR-PTC requirement. `sensor_rail.cir` needs rewriting with it, including the fault-containment check (one group shorted, the other two and the MCU unaffected).
3. **BOOST-SLOPE** — feed the TPS40210's VDD from the clamped output side to steepen its internal ramp, and drop L401 to 100 μ H (Würth 7447709101, Isat 3.1 A typ, AEC-Q200). Re-check TI Equation 9 at the cranking corner after the change; the current design is 1.83 $\times$ over its ceiling there. The check that pins the finding is in `run_sim.py` under `boost_converter`.

4.2 Parts still unchosen

- **C401** — 47 μ F, 150 V class injector reservoir (electrolytic; needs a ripple-current and ESR-at- -40°C check, since it delivers the injection pulse).
- **C313** — 150 μ F polymer bulk, specified as an **ESR band** of 20–50 m Ω across $-40/+125^\circ\text{C}$, not a ceiling. See `PDN-BULK`.
- **The trip-loop clamp** — the LOWV-CLAMP residual. It is the one input that still needs a continuous clamp, because its healthy band *is* the clamp level. It is also blocked on a connector pin.

4.3 Blocked on the machine or a supplier

- **The power ground.** GND reaches the connector only through sensor-ground pins 8/30/44. The 18 A injector return has no pin. The netlist gate now counts this as an open item rather than passing silently. Field brief tasks 1.1 and 5.1 settle it — pins 01/02 (`G_G_B AT1/AT2`) are the hypothesis.
- **TRIP_LOOP** has no connector pin — it is not on the OEM diagram and needs one of the 50 unconfirmed pins.

- **The Bosch 94-way land pattern** — needs a distributor drawing for 1 928 405 192 / 194, code C. The board carries the OEM connector (spec §7 deviation 1 reversed), so this is the board's own header.
- **U16, the alternator rectifier** — still decides which ISO 7637-2 pulse applies, and would change the transient design if answered.
- **MC33816AE last-time-buy 06/08/2027**, and the **L9781 datasheet** (five failed retrievals) — both need a distributor or FAE, not another search.

4.4 The 19 components still without a footprint

Parts	Why
D408–D414 (VS-16EDH02HM3 ×7), L201, J1001	chosen, but no KiCad 7 land pattern — must be drawn
L101, L102, F101	blocked on POWER-PATH
L401	blocked on BOOST-SLOPE
F201–F203	blocked on the sensor-supply redesign
C313, C401	not yet chosen
D806	the trip-loop clamp, the LOWV-CLAMP residual

`hw/gen_footprints.py` is where a drawn land pattern goes. It derives footprints from stock ones by renumbering pads, and already carries two (a TO-277A and a SOT-23 zener whose stock pad numbering would otherwise have reversed the part).

4.5 Then

Firmware skeleton (phase 4) and PCB layout (phase 5). Layout should not start before POWER-PATH is settled, since it changes which copper carries 18 A.

5. Traps worth knowing before editing

These each cost a debugging session already:

- **A wire endpoint landing mid-span does not connect** in KiCad 7, even with a junction in the file. The page plots correctly and the netlist says "unconnected". Use `schLib.Rail`, which splits every segment at its taps.
- **A label's justification is read in its own rotated frame**. At 180°, "left" puts the text back across its own wire. Both label types are fixed in `schLib`; keep it that way.
- **Pin numbers are not pad numbers**. A SOT-23 FET symbol (G-S-D) on a DPAK footprint puts the source on the tab. Power FETs use the G-D-S symbols; BJTs in SOT-23 are B-E-C; BZX84 zeners and TO-277A diodes need the renumbered footprints from `gen_footprints.py`.

- **Auto-generated net names move.** `Net-(R407-Pad2)` changes the moment a part is added ahead of it, and `assign_passives.py` keys voltages on net names — so give any node whose voltage matters a real label.
- `--force`, or the generator keeps the existing sheet.
- **Simulation models hide things.** An idealised zener hid both the leakage that started LOWV-CLAMP and an 84 mV loading error that a passing check had pinned as the expected value. When a model's part gets chosen, re-fit the model to the datasheet.

6. Repository map

Path	What it is
<code>hw/gen_sheet_*.py</code>	the ten sheet generators — the schematic source of truth
<code>hw/schlib.py</code>	drawing primitives, pin geometry, the chosen-parts table
<code>hw/assign_passives.py</code>	packages every chip R and C from the voltage across it
<code>hw/gen_symbols.py</code> , <code>hw/gen_footprints.py</code>	project symbols and renumbered footprints
<code>hw/check_netlist.py</code>	the connectivity gate: shadowed nets, decoupling, rails, open items
<code>sim/blocks/*.cir</code>	24 self-checking SPICE blocks
<code>sim/run_sim.py</code>	runs them and asserts every claim as arithmetic
<code>docs/bom_requirements.md</code>	requirements, chosen parts, and the open design items
<code>docs/status.md</code>	the long-form running record
<code>docs/decisions-log.md</code>	decisions put to the owner, with options and reasoning
<code>docs/pinmap.md</code>	pin assignments, including the inverted discrete inputs
<code>docs/research/</code>	twelve research memos
<code>refs/</code>	OEM wiring diagram, machine photographs, extracted pinout, field evidence

`README.md` is stale in its counts (it said 163 pages, 17 blocks and nine memos; it is now 328 pages, 24 blocks and twelve memos, and it has been corrected). Worth a pass.