



Process Synchronization



1. While ($\text{lock} \neq 0$); $\swarrow P_2 \nearrow$

$P_1 \rightarrow 2. \text{Lock} = 1; -$



$\rightarrow 4. \text{Lock} = 0;$


$P_1 \quad P_2$

$P_1 : 1 \quad P_2 : 1 \quad CS$

$P_L : 2CS$

Initially,
 $\text{Lock} = 0 : CS \hookrightarrow \text{Empty}$



$\text{Lock} = 1 : CS \hookrightarrow \text{Occupied}$



$$\begin{aligned}
 A == B &\checkmark \\
 A - B = 0 & \\
 A - B = +ve & \\
 A > B & \\
 A - B = -ve & \\
 A < B &
 \end{aligned}$$

1. Load R₀, Lock
2. CMP R₀, #0
3. JNZ Step 1
4. Store Lock, #1

1. Load R₀, Lock
 2. Store Lock, #1
 3. CMP R₀, #0
 4. JNZ Step 1
- TSL**



1. TSL
2. CMP R₀, #0
3. JNZ step 1

gateoverflow.in/1319/gate-cse-2009-question-33

ENHANCED BY Google

GATE OVERFLOW

Ask
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Previous Years
Blogs
All Polls
New Blog
Exams

Dark Mode

77

The `enter_CS()` and `leave_CS()` functions to implement critical section of a process are realized using test-and-set instruction as follows:

```
void enter_CS(X)
{
    while(test-and-set(X));
}

void leave_CS(X)
{
    X = 0;
}
```

In the above solution, X is a memory location associated with the CS and is initialized to 0. Now consider the following statements:

- I. The above solution to CS problem is deadlock-free
- II. The solution is starvation free
- III. The processes enter CS in FIFO order
- IV. More than one process can enter CS at the same time

Which of the above statements are TRUE?

- A. (I) only
- B. (I) and (II)
- C. (II) and (III)
- D. (IV) only

P_1 | P_2 | P_1 | P_3 | P_2
 CS | (W) | $X=0$ | CS | (W)

2026
Subscribe to GO Classes for GATE CSE 2026

Search UI
Quick search syntax

Search For Tags

Tag Search

Match the exact tag

Recent Posts

Interview Experience: MS by Research in Computer Science – Winter Admission at IIT Madras

GATE CSE 2025 Approximate Cut-offs

My GATE Journey

Operating Systems #gatecse_2009 #operating_systems #process_synchronization #normal

Trending videos The Hunger Ga...

Search

14:56 ENG IN 19-12-2025

Synchronization Mechanisms

with Busy waiting

- A process, seeing another process accessing the critical section will stay busy waiting for the process to come out of the critical section so that it can enter.

without


Busy waiting

Better

- A process, seeing that the critical section is preoccupied will not waste CPU time by waiting, rather it'll go and sleep. Then again it will resume and enter the critical section once the previous process gets out of the critical section.

Lock variable:

- Software mechanism implemented for user mode.
- Busy waiting solution.
- can be used even for more than two processes.



Note: It is not really a lock, instead it's a kind of tag (lock variable) because, if a process gets preempted while executing the line no. 1. of entry section. (i.e. it has seen the while loop & as it came with the value Lock=0, the loop is false for it and it is about to change the value of Lock=0 to Lock=1 by executing the line no. 2) @ this point of time if another process comes for & by executing entry section's lines 1 & 2 it gets to the CS. Meanwhile if the previous process gets resumed, naturally it will start its execution by setting Lock=2 from line no. 2 for the entry section & it will also end up for CS.

So, since lock variable doesn't even satisfy mutual exclusion it is a bad idea to implement it, as, more than 1 process can get into critical section at the same time (which is highly undesired!!)

Let's dig deeper to see WHY EXACTLY LOCK VARIABLE FAILED?

↳ HLL: (entry section)

`while (LOCK != 0);
LOCK = 1;`

Equivalent Assembly Level Code:

- 1) Load R0, LOCK
- 2) CMP R0, #0
- 3) JNZ Step 1
- 4) Store Lock, #1

Note: Problems can arise when a process is preempted within a single HLL line. But one can't preempt in the middle of a machine instruction.

- Kernel mode: Support needed from OS will have to be taken from OS code, a.k.a. Kernel mode.
- User mode: Independent user code which doesn't need any support from OS.

Basically, (Considering the Assembly code) when a process is preempted @ line no. 1 or 2 or 3 (i.e. before line no. 4) & meanwhile another process taking its turn, executing line no. 1 to 4 gets into the Critical Section.

Now, when the preempted process resumes it remembers the LOCK value (as 0, by loading it into the Register R0) from its previous state (because it got preempted after loading the LOCK value to R0) and starts execution from line no. 2 or 3 or 4. So, generally it's also ending up for the Critical section as well.

Let's modify the Assembly code a bit.

Previous code:

- 1) Load R0,LOCK
- 2) CMP R0,#0
- 3) JNZ Step1
- 4) Store Lock,#1

Modified code:

- 1) Load R0,LOCK
- 2) Store Lock,#1
- 3) CMP R0,#0
- 4) JNZ Step1

These two lines are now working as a lock.

How?

For the modified code,

we are (in line 1) loading the value of Lock in R0 & (in line 2) storing the Lock's value as 1 (without checking whether the Lock's value is 0 or not) yet!!

Thereafter (in line 3 & 4) we are checking the Lock's value (stored in R0), if it's value is 0, goto Critical section otherwise, go to busy waiting, executing line 4.

So, now if a process gets preempted after line 2, since by now Lock's value has already been changed to 1, no other process will be able to get into CS (critical section) and will end up busy waiting.

BUT WHAT IF A PROCESS IS PREEMPTED AFTER EXECUTING LINE NO 1 ?

As a solution to that, we need to treat line no. 1 & 2 as an atomic instruction and for that we need hardware support support from OS (Kernel mode).

• Test & Set Lock instruction does it atomically.

So, now the assembly code becomes,

- | | |
|----------------|--|
| 1) TSL R0,LOCK | (it stores the Lock's value for R & afterwards sets Lock to 1) |
| 2) CMP R0,#0 | |
| 3) JNZ Step1 | |

Now, Mutual exclusion & Progress is provided.

- If the first process is executing TSL it's the only process which gets to enter the CS (as it will find the Lock's value to be 0 only in line 2), other processes will set Lock's value from 1 to 1 by only executing TSL & end up in busy waiting until the process in CS gets out of CS & resets the Lock's value to 0 for the exit section.
- If a process does not execute TSL other process can execute TSL without getting blocked by the process.
- ~~Bounded waiting & Architectural neutrality~~ are not provided, because the processes in busy waiting don't really have any idea how long they are going to be in busy waiting mode.
• All hardware may not support TSL, so not portable!

Priority inversion & Spin lock:

Suppose, a low priority process, executing TSL, gets into the critical section & at this point of time this process is preempted by a high priority process.

NOW, the high priority process gets the CPU but can't access the CS & the low priority process has the key of CS but can get CPU.

for the high priority process it's priority inversion & the situation is called spin lock.

GATE 2008:

The enter-CS() & leave-CS() functions to implement critical section of a process are realised using test-and-set instruction as follows:

```
void enter-CS(x)
{
    while (test-and-set(x));
}

void leave-CS(x)
{
    x = 0;
}

'x' is initialized to '0'
```

- : Which of the following is true?
- ① The solution is dead lock free.
 - ② The solution is starvation free.
 - ③ The processes enter the CS in FIFO order.
 - ④ More than one process can enter CS @ the same time.



*Note: If FIFO order is guaranteed then starvation will be there.