

# MICROPROCESSOR AND INTERFACES

IV C.S.

1

## INTRODUCTION TO MICROPROCESSORS

### CHAPTER IN A NUTSHELL

#### Microprocessor

A microprocessor is a multipurpose, programmable logic device that reads binary instructions from a storage device called memory, accepts binary data as input and processes data according to those instructions and provides results as output.

The functions of various components of a microprocessor based system can be summarized as follows:

#### 1. Memory

- Stores binary instructions, called programs and data.
- Provides the instructions and data to the microprocessor on request.
- Stores results and data for the microprocessor.

#### 2. Input Device

Enters data and instructions under the control of program such as a monitor program.

#### 3. Output Device


Accepts data from the microprocessor as specified in a program.

#### 4. Bus

Carries bits between the microprocessor and memory and I/Os.

#### Microcontroller

In microprocessor, peripheral devices (I/O devices + memory) are fabricated on a single chip then it is called microcontroller which is shown in figure.



#### Different types of Computers

1. **Microcomputers** : As the name implies, microcomputers are small computers. They are low cost, small digital computers. Portable computers, personal computers (PCs) (single user desktop computers), computers for dedicated applications such as-industrial

control, instrumentation appliances control etc. come under the category of microcomputers. A computer with its microprocessor as its CPU is called microcomputers. Single chip microcontrollers are known as microcomputers. Present day microcomputers can be classified in four groups: Personal (or business) computer (PC), work stations, single board and single chip computers.

2. **Mini Computers** : Mini computers are more powerful than micro computers. They are multi-user system. A mini computer runs more slowly. It works directly with smaller data words (often 32 bit words). They are used for single scientific calculation and industrial control.

3. **Mainframe Computers** : These are high speed computers. The data storage capacity of these computers are very large. The word length varies normally from 32 bit to 64 bits. They are multi-user system. They are used for scientific calculation.

4. **Super Computers** : These are more powerful, much faster and costlier than mainframe computers. They are used for complex analysis and computation.

#### Features of 8085 $\mu$ P

- (1) It is an 8 bit microprocessor i.e. it can accept, process or provide 8 bit data simultaneously.
- (2) It is a single chip NMOS device implemented with 6500 transistors.
- (3) It requires a single + 5V power supply
- (4) The maximum clock frequency is 3.07 MHz and minimum clock frequency is 500KHz.
- (5) It requires two phases, 50% duty cycle, TTL clock. These clock signals are generated by an internal clock generator.
- (6) It provides 74 instructions with following addressing modes register, direct, immediate, indirect and implied addressing modes.
- (7) The data bus is multiplexed with lower address bus, hence it requires external hardware to separate data lines from address lines.

M.I.2

- (8) It provides 16 address lines, hence it can access  $2^{16} = 64$  K bytes of memory.  
 (9) It generates 8 bit IO address, hence it can access  $2^8 = 256$  input ports and 256 output ports.

## PREVIOUS YEARS QUESTIONS

### PART-A

**Prob.1 What do you mean by input port and output port?** [R.T.U. 2019]

[R.T.U. 2019]

Sol. In computer hardware, a port serves as an interface between the computer and other computers or peripheral devices. In computer terms, a port generally refers to the part of a computing device available for connection to peripherals such as input and output devices.

1. An I/O port is a socket on a computer that a cable is plugged into. The port connects the CPU to a peripheral device via a hardware interface or to the network via a network interface.
2. In a PC, an I/O port is an address used to transfer data.

**Prob.2 What is the use of ALE signal?** [R.T.U. 2019]

[R.T.U. 2019]

Sol. ALE : This is a positive going pulse generated every time the 8085 begins an operation; when it is high, it indicates that the bits on AD<sub>7</sub> – AD<sub>0</sub> are address bits and when it is low it indicates that bits on AD<sub>7</sub> – AD<sub>0</sub> are data bits.

**Prob.3 Why AD<sub>7</sub>-AD<sub>0</sub> lines are multiplexed? [R.T.U. 2019]**

[R.T.U. 2019]

Sol. Microprocessor is responsible for both data transfer and memory access. 8085 microprocessor has 8 data lines and 16 address lines – lower order eight address lines (A<sub>7</sub> – A<sub>0</sub>) and eight data lines (D<sub>7</sub> – D<sub>0</sub>) are multiplexed with each other to form AD<sub>7</sub> – AD<sub>0</sub>. If we do not multiplex these lines then we have to add more pins on microprocessor IC.

M.I.3

### B.Tech. (IV Sem) C.S. Solved Papers

- (10) It provides 5 hardware interrupts : TRAP, RST5.5, RST6.5, RST7.5, INTK.  
 (11) By providing external hardware (8259 chip) one can increase the interrupt capability of it.

- (12) It provides status and control signals.

### Microprocessor and Interfaces

several input signals to a single output. A simple example of a non electronic circuit of a multiplexer is a single pole multiposition switch.

Multiposition switches are widely used in many electronics circuits. However circuits that operate at high speed require the multiplexer to be automatically selected. A mechanical switch cannot perform this task satisfactorily. Therefore, multiplexer used to perform high speed switching are constructed of electronic components.

Multiplexer handle two type of data that is analog and digital. For analog application, multiplexer are built of relays and transistor switches. For digital application, they are built from standard logic gates. The multiplexer used for digital applications, also called digital multiplexer, is a circuit with many input but only one output. By applying control signals, we can steer any input to the output. Few types of multiplexer are 2-to-1, 4-to-1, 8-to-1 and 16-to-1 multiplexer.

Following figure shows the general idea of a multiplexer with n input signal, m control signals and one output signal:




Fig. : Multiplexer Pin Diagram

**Prob.7 Write short note on De-multiplexer.** [R.T.U. 2017]

[R.T.U. 2017]

Sol. Microprocessor : It is a multipurpose, programmable, clock driven, register based electronic device that reads binary instruction from memory, accepts binary data as input and processes them.

**Prob.5 What is microprocessor?** [R.T.U. 2019]

[R.T.U. 2019]

**Explain microprocessor.** [R.T.U. 2017]

[R.T.U. 2017]

Sol. De-multiplexer : De-multiplexer means one to many. A de-multiplexer is a circuit with one input and many outputs. By applying control signal, we can steer any input to the output. Few types of de-multiplexer are 1-to-2, 1-to-4, 1-to-8 and 1-to-16-de-multiplexer.

Following figure illustrate the general idea of a de-multiplexer with 1 input signal, m control signals, and n output signals.




Fig. : Block Diagram of an Encoder

[R.T.U. 2017]

An 8 to 3 encoder has eight active low inputs and three output lines. When the input line 0 goes low, the output is 000, when the input line 5 goes low, the output is 101. For simultaneous inputs, priority encoders are very successful.




Fig. : Encoder

[R.T.U. 2017]

**Prob.9 Write short note on Decoder.** [R.T.U. 2017]

[R.T.U. 2017]

Sol. Decoder : "Decoder is used to detect the presence of a specified combination of bits (code) on its inputs and to indicate that presence by a specified output level."

When generalized, a decoder has n input lines to handle n bits and from one to 2 output line to indicate the presence of one or more n-bit combinations. Decoding is necessary in applications such as data multiplexing, digital display, digital to analog converters and memory addressing.

For example, if the input to a decoder has 2 binary lines, the decoder will have 4 output lines. The 2 lines can assume four combinations of input signals 00, 01, 10, 11 with each combination identified by the output lines 0 to 3. If the input is 10<sub>2</sub>, the output line 2 will be at logic 1, and others will remain at logic 0. This is called Decoding.

**Prob.6 Write short note on Multiplexer.** [R.T.U. 2017]

[R.T.U. 2017]

Sol. Multiplexer : Multiplexer means many into one. A multiplexer is a circuit used to select and route any one of the




Fig. 1 : 2 to 4 Decoder Logic Symbol

**Fig. 1: 2 to 4 Decoder Logic Symbol**  
 Example of the decoder can be 3 to 8, 4 to 16, 4 to 10 decoders. Decoders have active low enable lines, which decide when to turn it on.




Fig. : Microcontroller

M1.4

B.Tech. (IV Sem.) C.S. Solved Papers

The number of address lines is arbitrary, it is determined by the designer of a microprocessor based on such considerations as availability of pins and intended application of the processor. For example, the Intel 8088 processor has

<p><b>Ques.12</b> Explain data bus.</p>	<p><b>Sol.</b> Data Bus : The data bus is a group of eight lines used for data flow. These lines are bi-directional, data flows in both directions between the MPU and memory and peripheral devices. The MPU uses the data bus to perform the second function: transferring binary information.</p>	<p>[R.T.U. 2017]</p>
---	--	----------------------

**1. Carry Flag (CY):** If an arithmetic operation results in carry, a carry flag is set (1). Otherwise it is reset (0). The carry flag also serves as a borrow flag for the subtraction. The carry flag solves the dual purpose of showing carry/borrow in case of addition and subtraction respectively. It is represented by D<sub>31</sub> bit of flag register.

**2. Parity Flag (P):** This flag bit (D<sub>31</sub>) shows the result of the arithmetic operation is having even number of ones (or) add. Since 8085 microprocessor follows even parity system so if the number of ones in accumulation after arithmetic operation is even, This flag is set (1) otherwise it is cleared (0).


**3. Auxiliary Carry Flag (AC):** In an arithmetic operation when a carry is generated by lower nibble and passes

The eight data lines enable the MPU to manipulate 8-bit data ranging from 99 to FF ( $2^8 = 256$  number). The largest number that can appear on the data bus is 11111111 (255), so the 805 is known as an 8-bit microprocessor. Microprocessors such as the Intel 8086, Zilog Z8000 and Motorola 68000 have 16 data lines; thus they are known as 16-bit microprocessors. The Intel 80386/486 have 32 data

**PART-B**

10-out. microprocessor lines; thus they are classified as 32-bit microprocessors.

- to upper nibble, the auxiliary carry flag is set. This flag is used internally for BCD (Binary Coded Decimal) operations. D<sub>4</sub> bit of flag represents the AC flag.
- 4. Zero Flag (Z):** The zero flag shows that the result of any arithmetic or logical operation is zero or non zero. The zero flag is set(1) when the result is zero otherwise it is reset (0). Zero flag is represented by D<sub>6</sub> bit of flag register.
- 5. Sign Flag (S):** The sign flag is replica of the D<sub>7</sub> bit of the result. The sign flag is set(1) if bit 7 of the result is (1), otherwise it is reset(0). Sign flag is represented by D<sub>7</sub> bit of flag register.



**Prob.13** Explain role of flags in Language Programming also describe various flags available in 8085. [R.T.U.2019.0]

**Sol. Flag Register :**Flag register is a 8-bit special purpose register. The role of the flag register in programming is that all the conditional branching operations are based on the flags of the flag register as an example INC "addr" is based on the carry flag. If the carry flag value is CY = 0 then only the program control will transfer to the given address otherwise the next instruction will be executed. The flag register and its bits set and reset condition is shown below:

**Sol. Flag Register :**Flag register is a 8-bit special purpose register. The role of the flag register in programming is that all the conditional branching operations are based on the flags of the flag register as an example INC "addr" is based on the carry flag. If the carry flag value is CY = 0 then only the program control will transfer to the given address otherwise the next instruction will be executed. The flag register and its bits set and reset condition is shown below:

A decoder is commonly used device in microcontroller peripherals and memory. Decoders are also built internal to a memory chip to identify individual memory register.

**Basic Binary Decoder :** Suppose we wish to determine when a binary 1001 occurs on the inputs of a digital circuit. An AND gate can be used as the basic decoding element because it produces a HIGH output only when all of its inputs are HIGH. Therefore, we must make sure that all of the inputs to the AND gate are HIGH when the binary number 1001 occurs, this can be done by inverting the 2 middle bits (the 0s).

**Fig. 3:** Decoding logic for 1001 with an Active-HIGH Output


A is the LSB and D is the MSB. In the representation of a binary number or other weighted code, LSB is always the right most bit in a horizontal arrangement and the top most bit in a vertical arrangement, unless specified otherwise.

**Sol. Microcontroller :** It is a device that includes microprocessor memory and I/O signal lines on a single chip, fabricated using VLSI technology.


- (a) Reprogrammable system
- (b) Embedded system.

**Prob.10 Explain microcontroller.** [K.R.C. 2011]

JK 1.0.2013



A decoder is commonly used device in interface



(b) Embedded system.

Bhavesh XEROX -- 9799311959

ML6

instruction followed by conditional JUMP or CALL instruction; otherwise processor fetches the next instruction from the new address specified by JUMP or CALL instruction.

(b) Stack Pointer : It is a register that points to the top of the stack. Stack is a memory area meant for specific purpose. This area should not be used for any other purpose. The stack works on Last in First Out basis. The stack pointer will be pointing to the bottom of the stack. The stack pointer will be decremented when data or address is stored on the top of the stack. The stack pointer will be incremented whenever the data or address is retrieved from the stack memory. The system makes use of the stack whenever there is a CALL instruction executed RET instruction executed, service interrupt and returns from the interrupt service routine.

**Prob.15 Explain the address BUS, data BUS and control register.**

**OR**  
Define and explain the Bus system

[Raj. Univ. 2003, 2001, MREC 1996]

**Explain the function of various types of buses in 8085 microprocessor in brief.**

[R.T.U. 2013]

**Sol. Microprocessor-Initiated Operations and 8085 Bus Organization:**

The MPU performs primarily four operations :

1. Memory read : Reads data (or instructions) for memory.

2. Memory Write : Writes data (or instructions) into memory.

3. I/O Read : Accepts data from input devices.

4. I/O Write : Sends data to output devices.

All these operations are part of the communication process between the MPU and peripheral devices (including memory). To communicate with a peripheral (or a memory location), the MPU needs to perform the following steps.

Step 1: Identify the peripheral or the memory location (with its address).

Step 2 : Transfer binary information (data and instruction).

Step 3 : Provide timing or synchronization signals.

The 8085 MPU performs these functions using three sets of communication lines called buses : the **address bus**, the **data bus** and the **control bus**. The buses shown as one group called the system bus. This is called 3 lines concept.

(1) Address Bus : Refer to Prob.11.

(2) Data Bus : Refer to Prob.12.

(3) Control Bus : The control bus is comprised of

various signal lines that carry synchronization signals. The

ML7

MPU uses such lines to perform the third function : providing timing signals.

The term bus, in relation to the control signals, is somewhat confusing. There is no group of lines like address or data buses, but individual lines that provide a pulse to control signals for every operation (such as Memory Read or I/O Write) it performs. These signals are used to identify a device type with which the MPU intends to communicate an instruction from a memory location for example, to read 16-bit address on the address bus. The address on the bus is decoded by an external logic circuit, and the memory location is identified. The MPU sends a pulse called memory read at the control signal. The pulse activates the memory chip and on the data bus and brought inside the microprocessor. What happens to the data byte brought into the MPU depends on the internal architecture of the microprocessor.

**Flag Register : Refer to Prob.13.**

To communicate with a memory for example, to read the contents of the memory location (8-bit data) are placed on the data bus and brought into the microprocessor. DRAM is the main memory ("RAM") in personal computers, workstations and video game consoles. SRAM exists as the fast "cache" memory in micro-controllers, microprocessors and to store the registers and parts of state-machines used in some microprocessor.

**Prob.16 State the differences between static and dynamic RAM.**

[R.T.U. 2014]

**Sol. The two main forms of RAM are static RAM and dynamic RAM. SRAM stores data using the state of a six transistor memory cell. In DRAM, a bit is stored as charge on the capacitor in the transistor-capacitor pair, which together form a DRAM memory cell.**

SRAM is more expensive to produce but requires lower power than DRAM. SRAM is generally faster than DRAM.

DRAM must be periodically refreshed as the capacitors slowly discharge due to small leakage current from even "non-conducting" transistors. SRAM exhibits data remanence, i.e., it need not be refreshed periodically.

The bistable latching circuitry to store each in the SRAM is shown in fig.1.

WL (Word Line)




Fig.1 : Bistable latching circuitry  
(A Six transistor CMOS SRAM cell)




Fig.2

DRAM is the main memory ("RAM") in personal computers, workstations and video game consoles. SRAM exists as the fast "cache" memory in micro-controllers, microprocessors and to store the registers and parts of state-machines used in some microprocessor.

**Prob.17 How will you demultiplex the address and data bus? How can you interface 2048 KB RAM with 8085 microprocessor? Explain.** [R.T.U. 2014]

[R.T.U. 2014]

Sol. On the 8085, pins 19-12(AD<sub>15</sub>-AD<sub>0</sub>) constitute the multiplexed address-data bus. Low order 8 bits of the memory (or I/O) address appear on the AD bus during the first clock cycle ( $T_1$  state of a machine cycle). During  $T_1$  and  $T_2$ , the AD bus becomes the data bus. The signal ALE (Address Latch Enable) is high during  $T_1$  and is used to latch these lower 8 address bits, using the on-chip latch of certain peripherals like 8155, IC chips like the 8155 internally demultiplex the AD bus using the ALE signal. The ALE output of the 8085 is connect to the ALE input of 8155.

Since a majority of peripheral devices do not have the internal multiplexing facility, there is external hardware necessary for it. Fig. 1 shows a schematic that uses a latch to select a particular 2048 KB memory. The 74LS373 is used to latch the lower-order address (A<sub>7</sub>-A<sub>0</sub>) during  $T_1$ . The output (data/input data) from the 8085 is connected to the output (data/input data) from the 74LS373 latch.

**Prob.18 Explain through block diagrams the similarities and difference in microprocessor, microcontroller and microcomputer.**

[R.T.U. 2008, Raj. Univ. 2003]

**Is there any difference among microprocessor, microcontroller and microcomputer? Explain.**

[R.T.U. 2014]

**Sol. Microprocessor : Refer to Prob.5.**

**Microcomputer : A computer that is designed using a microprocessor as its CPU. It includes microcontroller memory and input.**

**Microcontroller : Refer to Prob.10.**



Fig.1

The interfacing of 8085 with 2048 KB RAM is illustrated in Fig.2.




Fig.2

**Prob.19 Explain the function of various control and status signals available on 8085 microprocessor.** [R.T.U.2013]

#### Sol. Control & Status Signals

There are 2 control signals ( $\overline{RD}$  and  $\overline{WR}$ ) and three status signals ( $\overline{IO/M}$ ,  $S_1$  and  $S_0$ ) to identify the nature of operation and one special signal ALE for distinguishing the higher order and lower order addresses.

- (a) **ALE (Address Latch Enable)**: This signal is generated in starting of the 8085 operation and is used to latch the lower order address from the multiplexed bus and generate a separate set of eight address lines  $A_7$  -  $A_0$ . If this is one, address will be passed otherwise data will be passed through  $AD_1 - AD_0$ .
- (b)  **$\overline{RD}$  (Read)**: This is an active low signal and is used to read memory or I/O device and data will be available on data bus. This signal should be low to perform the read operation.

- (c)  **$\overline{WR}$  (Write)**: A low on  $\overline{WR}$  indicates that data on the data bus which has been placed on it by the processor is to be written into the selected memory or I/O operation.

- (d)  **$\overline{IO/M}$** : This is a status signal used to differentiate between I/O and memory operation. If it is high I/O operation and if low, memory operation. It is combined with  $\overline{RD}$  and  $\overline{WR}$  to generate I/O and memory control signals.
- (e)  **$S_1$  and  $S_0$** : These are also status signals and used to identify various operations, according to the following table:

Table : 8085 Machine Cycle, Status & Control Signal

Machine Cycle	Status	Control Signals
Opcode Fetch	$\overline{IO/M}$	$S_1$ , $S_0$
Memory Read	0	1, $\overline{RD} = 0$
Memory Write	0	1, $\overline{WR} = 0$
I/O Read	1	1, $\overline{RD} = 0$
I/O Write	1	0, $\overline{WR} = 0$
Interrupt Acknowledge	1	1, $\overline{INTA} = 0$
Halt	Z	0, 0, $\overline{RD}, \overline{WR} = Z$
Reset	Z	X, X, and $\overline{INTA} = 1$

Here Z=Tri-state/high Impedance;

X=Unspecified

**Prob.20 Explain the difference between the following**  
 (i) Microprocessor and Microcontroller  
 (ii) Assembler and Compiler  
 (iii) High level and low level language  
 (iv) RAM and ROM

[R.T.U.2012]

#### Sol. (i) Difference between Microprocessor and Microcontroller

Table : Comparison Between Microprocessor and Microcontroller

S. No.	Microprocessor	Microcontroller
1.	Microprocessor contains ALU, general purpose register, stack pointer, program counter, clock timing circuit and counters.	Microcontroller contains the circuitry of micro-processor and in addition it has built-in ROM, RAM, I/O devices, timers and counters.
2.	It has many instructions to move data between memory and CPU.	It has one or two instructions to handle data.
3.	It has one or two bit handling instructions.	It has many bit handling instructions.
4.	Access times for memory and I/O devices are more.	Less access times for built-in memory and I/O devices.
5.	Microprocessor based system requires more hardware.	Microcontroller based system requires less hardware reducing PCB size and increasing the reliability.
6.	Microprocessor based system is more flexible in design point of view.	Less flexible in design.
7.	It has single memory map for data and code.	It has separate memory map for data and code.
8.	Less number of pins are multi-functioned.	More number pins are multi-functioned.
9.	Few bit hiding information.	Many bit hiding information.
10.	High performance pipeline parallel CPU architecture.	Low performance simple CPU Architecture.

#### (ii) RAM and ROM

Table : 8085 Machine Cycle, Status & Control Signal

S. No.	Features	RAM	ROM
1.	Elaboration	Random Access Memory	Read Only Memory
2.	Memory type	Internal Memory	External Memory
3.	Working type	Both Read and Write	The ROM only allows the user to read the information.


#### (iv) RAM and ROM

Table : 8085 Machine Cycle, Status & Control Signal

4.	Type	1. Static RAM (SRAM) 2. Dynamic RAM (DRAM) 3. EEPROM (Electrically Erasable Programmable ROM)	1. PROM (Programmable ROM) 2. EPROM (Erasable Programmable ROM) 3. EEPROM
4.			

**Prob.21 There are two types of read and write in microprocessor interfaces, such as Read and Write from/to input device and output device as well as Read and Write from/to memory device. Explain how they are realized by only three pins in 8085.** [R.T.U.2009]

Sol. The data bus and the low order address bus on the 8085 microprocessor are multiplexed with each other. This allows 8 pins to be used where 16 would normally be required. The hardware interface is required to de-multiplex the bus by latching the low order address in the first T cycle, on the falling edge of ALE.



**Prob.22 Explain the concept of multiplexing and De-multiplexing of buses.** [R.T.U.2010]

Sol. The data bus and the low order address bus on the 8085 microprocessor are multiplexed with each other. This allows 8 pins to be used where 16 would normally be required. The address bus is multiplexed in 8085. The multiplexing is done with the help of ALE signal. ALE stands for address latch enable. When ALE is High (Logic 1) : upper address

**MI.10**

lines (line 15-8) and lower address lines (line 7-0) combinedly holds the 16 bits of the address. When ALE is low (Logic 0): Upper address lines (line 15-8) holds the upper 8 bit address and Lower address lines (line 7-0) holds the "8 bit DATA".


Multiplexing is used to reduce the number of pins of 8085, which otherwise would have been a 48 pin chip. But because of multiplexing, external hardware is required to de-multiplex the lower byte address cum data bus.

The Pin no= 30 of 8085 is the ALE pin which stands for Address Latch Enable. ALE signal is used to de-multiplex the lower order address bus (AD<sub>0</sub> - AD<sub>7</sub>).

Pins 12 to 19 of 8085 are AD<sub>0</sub> - AD<sub>7</sub>, which is the multiplexed address-data bus. Multiplexing is done to reduce the number of pins of 8085.

Lower byte of address (A<sub>0</sub> - A<sub>7</sub>) are available from AD<sub>0</sub> - AD<sub>7</sub> (pins 12 to 19) during T<sub>1</sub> of machine cycle. But the lower byte of address (A<sub>8</sub> - A<sub>15</sub>), along with the upper byte A<sub>8</sub> - A<sub>15</sub> (pins 21 to 28) must be available during T<sub>2</sub> and rest of the machine cycle to access memory location or I/O ports.

Now ALE signal goes high at the beginning of T<sub>1</sub> of each machine cycle and goes low at the end of T<sub>1</sub> and remains low during the rest of the machine cycle. This high to low transition of ALE signal at the end of T<sub>1</sub> is used to latch the lower order address byte (A<sub>0</sub> - A<sub>7</sub>) by the latch IC 74LS373, so that the lower byte A<sub>0</sub> - A<sub>7</sub> is continued to be available till the end of the machine cycle. The situation is explained in the following figure:



**Fig. : Lower byte of address latching achieved by the H to L transition of ALE signal, which occurs at the end of T<sub>1</sub> of each machine cycle**

**Prob.22 Draw and explain the functional block diagram of 8085 microprocessor along with the features in detail.**

**OR**

**Draw the architecture diagram of 8085 microprocessor and explain functions of various registers.**

[R.T.U.2015]

Prob.4.

**B.Tech (IV Sem.) C.S. Solved Papers**

**OR**

**Draw and explain the functional block diagram of 8085 microprocessor.**

**OR**

**Draw the diagram of 8085 microprocessor architecture. Explain the components.**

[R.T.U.2014]

**Sol. Intel 8085 is an 8 bit NMOS microprocessor. It is a 40 pin IC package fabricated on a single LSI chip.**

**Prob.23 Draw and explain the functional block diagram of 8085 microprocessor along with the features in detail.**

**OR**

**Draw the architecture diagram of 8085 microprocessor, and explain functions of various registers.**

[R.T.U.2019]

**Microprocessor and Interfaces**

(b) **Temporary Registers :** W and Z are temporary registers which are not available for user. To perform arithmetic and logical operations, microprocessor assumes one data is available in accumulator and takes another and then performs operation on the 2 data bytes. Temporary registers are used by microprocessor for internal operations to store operand, immediate operand or address of memory.

(c) **Special Purpose Registers :** 8085 microprocessor contains three special purpose registers which are Program Counter (PC), Stack Pointer (SP) and Increment/Decrement

Latch, (i) **Program Counter (PC) :** Refer to Prob. 14(a).

(ii) **Stack Pointer (SP) :** Refer to Prob. 14(b).

(iii) **Increment/Decrement Latch:** This is also a 16-bit register used to increment or decrement the contents of SP and PC registers. Address buffer and address/data buffers are used in co-ordination with these registers. Address buffer is an 8 bit unidirectional buffer used for A<sub>15</sub> - A<sub>8</sub> address lines. When they are not used, buffer is used to tri-state these lines. Address/Data buffer is an 8-bit bidirectional buffer for address/data lines AD<sub>0</sub> - AD<sub>7</sub> under certain conditions (reset, hold, halt).

3. **Interrupt Control**

This block is responsible for accepting different interrupt request inputs such as TRAP, RST 7.5, RST 6.5, RST 5.5 and INTR. Interrupts are generated to interrupt the execution of program. When a valid interrupt request is present, it informs control logic to take action in response to each signal.

4. **Serial I/O Control Groups**

The data transferred via D<sub>0</sub> to D<sub>7</sub> lines is parallel data, but under certain condition it is advantageous to use serial data transfer (bit by bit transmission). Microprocessor 8085 uses SDI and SOD signals to transmit data serially. The data on these lines is accepted or transferred under software control by serial I/O control blocks.

5. **Instruction Register, Decoder and Control Group**

Instruction Register: When an instruction is fetched from memory, it is loaded in instruction register and that instruction is provided to decoder for decoding. This register is only activated when an instruction code or OPCODE is available on internal data bus. It is a non-programmable register.

Instruction Decoder: This accepts a bit pattern from instruction register, decodes it and gives the decoded information to control logic. The information includes what operation is to be performed, who is going to perform it, how many operand byes the instruction contains etc.

Timing and Control Unit: It contains an oscillator and a controller sequencer. Oscillator is responsible for generating clock signals to synchronize all registers and peripherals for communication to the microprocessor.

**MI.11**

Controller sequencer accepts information from instruction decoder and generates control signals indicating the availability of data on the data bus.

**Prob.24 Draw pin diagram of 8085 and explain each pin.**

[R.T.U.2017]

**Explain the following pins in relations to 8085 microprocessor.**

**(i) ALE**

**(ii) READY**


**(iii) S<sub>1</sub> and S<sub>0</sub>**

**(iv) I/O/M**

[R.T.U. 2015]

**Sol. PIN Diagram of 8085 Microprocessor :** The 8085 microprocessor is a 8-bit general purpose microprocessor having 40 pins and works on +5V single power supply.

**Fig. : PIN Diagram of 8085 Microprocessor**



**Functions of Various Pins**

**Fig. : PIN Diagram of 8085**


1. Pin No. 01, 02 (X<sub>1</sub>, X<sub>2</sub>): A crystal either RC or an LC network is connected at these two pins. The frequency is internally divided by two. Hence to operate the system at 3MHz, the crystal should have a frequency of 6MHz.



M1.14

**Prob. (a) Define multiplexed pins of 8085 Microprocessor. Explain with block diagram Demultiplexing of AD<sub>0</sub>-AD<sub>7</sub> pins of 8085 using tri state gates.**

- (b) Find memory map of the following 2 KB Memory chip.



[R.T.U. 2016]

**Sol.(a) PIN Diagram of 8085 Microprocessor : Refer to Prob.24.**

Sol.(b) The 2K memories IC have 11 address lines A<sub>10</sub>-A<sub>0</sub> which are used to locate the memory location where data will be stored or read. The other address lines A<sub>11</sub>-A<sub>13</sub> is of the microprocessor can be used for the chip select signal. The memory map of 2K memories is given below:

A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Address	
0	0	0	0	0	0	0	0	0	0	0	0	0	0000H
0	0	0	0	0	0	0	0	0	0	0	0	1	0001H
0	0	0	0	0	0	0	0	0	0	0	1	1	0002H
0	0	0	0	0	0	0	0	0	0	0	1	1	0003H
0	0	0	0	0	0	0	0	0	0	0	1	1	0004H
0	0	0	0	0	0	0	0	0	0	0	1	1	0005H
0	0	0	0	0	0	0	0	0	0	0	1	1	0006H
0	0	0	0	0	0	0	0	0	0	0	1	1	0007H
0	0	0	0	0	0	0	0	0	0	0	1	1	0008H
0	0	0	0	0	0	0	0	0	0	0	1	1	0009H
0	0	0	0	0	0	0	0	0	0	0	1	1	000AH
0	0	0	0	0	0	0	0	0	0	0	1	1	000BH
0	0	0	0	0	0	0	0	0	0	0	1	1	000CH
0	0	0	0	0	0	0	0	0	0	0	1	1	000DH
0	0	0	0	0	0	0	0	0	0	0	1	1	000EH
0	0	0	0	0	0	0	0	0	0	0	1	1	000FH
0	0	0	0	0	0	0	0	0	0	0	1	1	0010H

**Prob.27 Explain the need to demultiplex the bus AD<sub>7</sub>.**

OR

**Define and explain the demultiplexing of address-data bus of 8085.**

OR

**Why are AD<sub>7</sub>-AD<sub>0</sub> lines multiplexed? With the help of latching circuit, explain how these lines are demultiplexed.** [R.T.U. 2013, 09, 2008, Raj. Univ. 2005, 2002]

**Sol. Need of Multiplexing : Refer to Prob.3.**

**Demultiplexing the Buses : AD<sub>7</sub>-AD<sub>0</sub> are used in multiplexed mode, they carry both data and address. Within a fetch cycle the address is sent during the first state of the cycle. During the second state the content of the specified**

M1.15

**B.Tech. (IV Sem.) C.S. Solved Paper**

memory location is read and during the third state the content is transferred into the microprocessor through the same AD<sub>7</sub>-AD<sub>0</sub> lines/pins. The address/data bus, AD<sub>7</sub>-AD<sub>0</sub>, is bi-directional where as the address bus A<sub>11</sub>-A<sub>13</sub> is unidirectional.



Fig. 1

In 8085 the higher order address lines are dedicated to carry the higher order address but the lower order address lines are multiplexed with data bus. Thus, we can say that the need to demultiplex the bus AD<sub>7</sub>-AD<sub>0</sub> arises due to following reasons:

1. AD<sub>7</sub>-AD<sub>0</sub> bus are demultiplexed in 8085 microprocessor to provide individual 16-bit address lines and 8-bit data lines. As these lines are multiplexed, number of pins required are less so hardware cost is less.

2. Timing : Transfer of byte from memory to MPU diagram shows that address on the high order bus (20H) remains on the bus for three clock periods. However the low order bus (50H) is lost after the first clock period. This address needs to be latched and used for identifying the memory address. If the bus AD<sub>7</sub>-AD<sub>0</sub> is used to identify the memory location (2005H), the address will change to 204FH after the first clock period.

3. The need for demultiplexing the bus AD<sub>7</sub>-AD<sub>0</sub> becomes easier to understand after examining. To do this demultiplexing first we see how long multiplexed address/data is available on AD<sub>7</sub>-AD<sub>0</sub>. During T<sub>1</sub> state of every machine cycle AD<sub>7</sub>-AD<sub>0</sub> lines carry the address part. In this T<sub>1</sub> state ALE signal is also high to indicate address on these lines. After T<sub>1</sub>-state microprocessor 8085 will remove the address contents from AD<sub>7</sub>-AD<sub>0</sub> lines and use these lines as data lines for next clock cycle onwards.

**Prob.28 Write comparison between memory mapped I/O and peripheral mapped I/O.**

OR

**I/O and the memory mapped I/O. Define logic and explain the functions of following devices :**

1. Buffer
2. Decoder
3. Encoder

**OR**

1. Latch
2. Decoder

**OR**

1. What is Peripheral I/O and Memory-Mapped I/O? Differentiate between them.

[Raj. Univ. 2007, 2004]

**Sol. Need of Multiplexing : Refer to Prob.3.**

**Demultiplexing the Buses : AD<sub>7</sub>-AD<sub>0</sub> are used in multiplexed mode, they carry both data and address. Within a fetch cycle the address is sent during the first state of the cycle. During the second state the content of the specified**

**Microprocessor and Interfaces**

The demultiplexing of these lines is done by using an 8-bit D-latch IC (shown in Fig. 2) along with the ALE signal as shown in Fig. 3. When ALE is high the address signals will get latched in 8-bit latch and the output of latch will provide A<sub>0</sub>-A<sub>7</sub> address contents. When ALE is low for data, it will disable the latch from accepting contents from AD<sub>7</sub>-AD<sub>0</sub> lines and the same lines can be used as data lines.




Fig. 2

Here, in the circuit the D-F/F(Flip Flop) are triggered by the ALE signal. When these FFs are triggered their output becomes equal to the input which is nothing but address at this moment. Now when even if the ALE signal goes down these FF retain the address component at their output for peripheral addressing. The tri-state buffers are used just to increase the driving capabilities of the buses.

**Prob.29 Write comparison between memory mapped I/O and peripheral mapped I/O.**

OR

**I/O and the memory mapped I/O. Define logic and explain the functions of following devices :**

1. Buffer
2. Decoder
3. Encoder

**OR**

1. Latch
2. Decoder

**OR**

1. What is Peripheral I/O and Memory-Mapped I/O? Differentiate between them.

[Raj. Univ. 2007, 2004]

**Sol. Need of Multiplexing : Refer to Prob.3.**

**Demultiplexing the Buses : AD<sub>7</sub>-AD<sub>0</sub> are used in multiplexed mode, they carry both data and address. Within a fetch cycle the address is sent during the first state of the cycle. During the second state the content of the specified**

1. Inputs with 8-bit addresses or peripheral mapped input or input mapped input : In this the MPU mapped input or input mapped input to identify an input or an output device. uses eight address lines to identify an input or an output device. This is also an 8-bit numbering system. This is also differentiated with input and output instructions. In conjunction with input and output instructions, which are known as input space separate from memory space, the MPU can have 256 (2<sup>8</sup> combinations) address, thus, the MPU can have 256 (2<sup>8</sup> combinations) address lines and 256 output devices and 256 input devices are identified. 256 input devices and 256 output devices are ranging from 00 to FFH. The input and output read control signal for input devices and the output write control signal for output devices.

2. Input with 16-bit address lines : In this type of input, the MPU uses 16 address lines to identify an input device. An input is connected to if it is a memory register. The MPU is connected to memory register. Read or Memory write) and instructions as those of memory. In memory mapped input, the MPU follows the same steps as if it is accessing a memory register. Sequentially from floor to floor instead of moving from floor to requested, the head is moved to access files in the sequence they are located on disk tracks rather than strictly in the sequence they were requested.

(a) Buffer : When the output current of a digital device is insufficient to drive another device, which is to be connected to the output terminal of the digital devices, a buffer is used to increase the current rating. A buffer increases the output current. A buffer is represented by a triangle. Sometimes, a change in voltage level is required to invert the buffer. A bubble is put at the output point of the triangle. Sometimes, a change in voltage level is required to interface lamps, relays etc. This is also achieved by suitable buffers/drivers. Thus we see that the function of buffer/driver is to change the current/voltage levels. Following table shows important buffer/drivers.

IC No.	Buffer/Driver ICs
7406, 7416	Hex Inverter Buffer/Drivers with open collector outputs.
7407, 7417	Hex Buffer/Drivers with open collector outputs.
74125	Quad Bus Buffers Gates with 3-state Outputs, output is enabled when C is low.
74126	Quad Bus Buffers Gates with 3-state Outputs, output is enabled when C is high.
74240	Octal buffers/Line Drivers/Line Receivers, inverted 3-state outputs.
74241, 74244	Octal Buffers/Line Drivers/Line Receivers, Non-inverted 3-state outputs.
7426, 7437	Quad 2-input NAND Buffers.

**Ques.16:**

7438	Quad 2-input NAND Buffers with open collector outputs.
7440	Dual 4-input NOR Buffers.
7428	Quad 2-input NOR Buffer.
7433	Quad 2-input NOR Buffer with open collector outputs.
74128	Quad 2-input NOR Line Drivers.

**(b) and (c) Decoders/Encoders :** A digital computer, microprocessor based system or any other digital system uses binary numbers for its operation. They understand information composed of only 0's and 1's. The user is allowed to use decimal numbers and alphabetic characters while working on a digital system for his convenience. A suitable interfacing circuit is used to convert decimal numbers alphabetic character to proper binary forms required by the digital system. Various kinds of binary codes are used by digital systems such as BCD (Binary coded decimal), Hexadecimal, Octal, Excess-3, Gray code, ASCII, EBCDIC, etc. The function of an encoder is to generate a binary code, the process of generating binary codes is known as encoding. The decoding is the reverse process of encoding.

**IC No.** **Description**

7441, 74141	BCC to Decimal Decoders/Drivers, open collector outputs, Nixie tube driver.
7442	BCD to Decimal Decoders/Drivers, totem pole outputs, LED driver.
7445, 74145, 74445	BCD to Decimal Decoders/Drivers, Open collector outputs, Indicator/Relay driver.
7446, 7426	BCD to 7-segment Decoders/Drivers, active low, open collector outputs, 30V outputs.
7447, 74247	BCD to 7-Segment Decoders/Drivers, active low, open collector outputs, 15V outputs.
7448, 74248	BCD to 7-Segment Decoders/Drivers, internal pull-up outputs, active high.
7449, 74249	BCD to 7-Segment Decoders/Drivers, open collector outputs, active high.

**The examples of encoder ICs are :**  
 74147 Decimal to BCD encoders.  
 74148 and 74348 Octal to Binary encoders. The hexadecimal to binary encoder is realized using two 74148 and a data selector. Examples of decoders are :  
 1. Primary or Main Memory  
 2. Secondary or Mass Storage Device  
 Primary memories are semiconductor memories

**(d) Latch :** A flip-flop in its simplest form is called a *latch*. A latch stores a binary bit 1 or 0, the unclocked simple flip-flop

**B.Tech. (IV Sem.) C.S. Solved Paper.**

**Microprocessor and Interfaces**

1. Read Only Memory (ROM)
2. Programmable Read Only Memory (PROM)
3. Electrically Alterable ROM (EAROM)
4. Random Access Memory (RAM) or Read/Write Memory (RWM)

All the above memories are random access memories. Any bit stored in these memories may be accessed directly. Memories, in general, are classified on the basis of several attributes.

RAM is the acronym for 'Random Access Memory'. RAM is an internal memory in the computer which is used to store critical information required by the computer like booting programs. They are pre-recorded and are read only. RAM is another form of internal memory. RAMs are used to store temporary programs that are currently being executed. They come in large sizes of 4GBs and higher. They are accessible and can be changed.

**Procedure to Communicate with Memory by a Micro-processor :**

Generally, a microprocessor performs four different operations : memory read, memory write, input/output read and input/output write. In the memory read operation, data will be read from memory and in the memory write operation, data will be written in the memory. Data input from input devices are I/O read and data output to output devices are I/O write operations.




Fig. 2: Memory read operation




Fig. 1: Bus structure of 8085 microprocessor

The memory read/write and Input/Output read/write operations are performed as part of communication between the microprocessor and memory or Input/Output devices. Microprocessors communicate with the memory and I/O devices through address bus, data bus and control bus as depicted in fig. 1. For this communication, firstly the microprocessor identifies the peripheral devices by proper addressing. Then it sends data and provides control signal for synchronization.

The memory of a computer can be divided into two categories, they are :  
 1. Primary or Main Memory  
 2. Secondary or Mass Storage Device  
 Primary memories are semiconductor memories

Commonly used semiconductor memories are :

**Fig. 2 shows the memory read operation. Initially, the microprocessor places a 16-bit address on the address bus. Then the external decoder logic circuit decodes the 16-bit address on the address bus and the memory location is identified. Thereafter, the microprocessor sends MEMR/Memory (RWM) control signal which enables the memory IC. After that, the content of the memory location is placed on the data bus and also sent to the microprocessor. Fig. 3 shows the data flow diagram for data transfer from the memory to microprocessor. The step-by-step procedure of data flow is given below:**

Fig. 3 shows the data flow operation. Initially, the microprocessor places a 16-bit address on the address bus. Then the external decoder logic circuit decodes the 16-bit address on the address bus and the memory location is identified. Thereafter, the microprocessor sends MEMR/Memory (RWM) control signal which enables the memory IC. After that, the content of the memory location is placed on the data bus and also sent to the microprocessor. Fig. 3 shows the data flow diagram for data transfer from the memory to microprocessor. The step-by-step procedure of data flow is given below:




Fig. 3: Data flow from memory to microprocessor

- The 16-bit memory address is stored in the program counter. Therefore, the program counter sends the 16-bit address on the address bus. The memory address decoder is decoded and identifies the specified memory location.
- The control unit sends the control signal RD in the next clock cycle and the memory IC is enabled. RD is active for two clock periods.

- When the memory IC is enabled, the byte from the memory location is placed on the data bus AD<sub>15</sub>-AD<sub>0</sub>. After that data is transferred to the microprocessor.

**Sol.(b) Flag Register : Refer to Prob.1.**

**Prob.20 Define and explain the following :**

(a) Microprocessor and Microcontroller  
(b) Machine and Assembly Language

[R.T.U. 2010]

**Sol.(a)** A semiconductor device (integrated circuit) manufactured by using the LSI techniques. It includes the ALU, register arrays and control circuits on a single chip. The term MPU is also synonymous with the microprocessor.

**Prob.21** A semi-conductor device (integrated circuit)




Fig. 1: Block diagram of a microprocessor




Fig. 2: Block diagram of a microcontroller

**Microcontroller is a single chip microcomputer. The word lengths of a micro computer may be 8 bit, 16 bit, 32 bit, or 64 bit. It is generally used in traffic lights, aeroplanes, and radar etc.**

**A microcontroller differs from a microprocessor in several important ways. Early name for a microcontroller was micro computer. The main difference between a**

**Sol. ASCII and Unicode Data : ASCII (American Standard Code for Information Interchange) data represents alphanumeric characters in the memory of a computer system (see Table 1). The standard ASCII code is a 7-bit code, with the eighth and most significant bit used to hold parity in some antiquated systems. If ASCII data are used with a printer, the most significant bits are 0 for alphanumeric printing and 1 for graphics printing. In the personal computer, an extended ASCII character set is selected by placing a 1 in the leftmost bit. Table 2 shows the extended ASCII character set, using code 80H-FFH. The extended ASCII characters store some foreign letters and punctuation, Greek characters, mathematical characters, box-drawing characters and other special characters.**

**Table 1 : ASCII code**

First	X0	X1	X2	X3	X4	X5	X6	X7	X8	X9	XAB	XCD	XEF
Second	0x	0	0	0	0	0	0	0	0	0	0	0	0
	IX	>	^	*	+	~	■	□	○	□	△	◆	◆
	BX	C	D	E	F	G	H	I	J	K	L	M	N
	9X	E	F	G	H	I	J	K	L	M	N	O	P
	AX	A	B	C	D	E	F	G	H	I	J	K	L
	DX	I	J	K	L	M	N	O	P	Q	R	S	T
	CX	I	J	K	L	M	N	O	P	Q	R	S	T
	DX	I	J	K	L	M	N	O	P	Q	R	S	T
	EX	A	B	C	D	E	F	G	H	I	J	K	L
	FX	=	<	>	^	+	~	0	0	0	0	0	0

**Table 2 : Extended ASCII code, as printed by the IBM proprietor**

First	X0	X1	X2	X3	X4	X5	X6	X7	X8	X9	XAB	XCD	XEF
Second	0x	0	0	0	0	0	0	0	0	0	0	0	0
	IX	>	^	*	+	~	■	□	○	□	△	◆	◆
	BX	C	D	E	F	G	H	I	J	K	L	M	N
	9X	E	F	G	H	I	J	K	L	M	N	O	P
	AX	A	B	C	D	E	F	G	H	I	J	K	L
	DX	I	J	K	L	M	N	O	P	Q	R	S	T
	CX	I	J	K	L	M	N	O	P	Q	R	S	T
	DX	I	J	K	L	M	N	O	P	Q	R	S	T
	EX	A	B	C	D	E	F	G	H	I	J	K	L
	FX	=	<	>	^	+	~	0	0	0	0	0	0

**Table 3 : Comparison between Microprocessor and Microcontroller : Refer to Prob.20(i).**

**Machine and Assembly Language**

All digital circuits can identify only two possible states and which can be specified by 0's and 1's. Hence, microprocessor also can be instructed only using combination of 0's and 1's. Such a language, which comprises of 0's and 1's is called machine language.

The speed of execution of machine language is fastest as it is directly understood by the computer. Programming is difficult and time consuming. Programmer has to search for the binary code for any task to perform.

#### Assembly Language

To overcome the difficulty of machine language, assembly language was designed, in which each statement of machine language was written in some set of characters which are easier to understand called mnemonics. The program which converts assembly language to machine language is called assembler.

**Prob.31 What are ASCII code, BCD code, signed and unsigned Integer? Clearly specify how do you work with these numbers in microprocessors?**

[R.T.U. 2008]

To use Table 1 or 2 for converting alphanumeric or control characters into ASCII characters, first locate the first digit of the hexadecimal ASCII code. Then find the second digit (see Table 1). The standard ASCII code is a 7-bit code, with the eighth and most significant bit used to hold parity in some applications, since Windows 95, use the Unicode system based applications. If ASCII data are used with a printer, the most significant bits are 0 for alphanumeric printing and 1 for graphics printing. In the personal computer, an extended ASCII character set is selected by placing a 1 in the leftmost bit. Table 2 shows the extended ASCII character set, using code 80H-FFH. The extended ASCII characters store some foreign letters and punctuation, Greek characters, mathematical characters, box-drawing characters and other special characters.

**Table 4 : Extended ASCII code, as printed by the IBM proprietor**

First	X0	X1	X2	X3	X4	X5	X6	X7	X8	X9	XAB	XCD	XEF
Second	0x	0	0	0	0	0	0	0	0	0	0	0	0
	IX	>	^	*	+	~	■	□	○	□	△	◆	◆
	BX	C	D	E	F	G	H	I	J	K	L	M	N
	9X	E	F	G	H	I	J	K	L	M	N	O	P
	AX	A	B	C	D	E	F	G	H	I	J	K	L
	DX	I	J	K	L	M	N	O	P	Q	R	S	T
	CX	I	J	K	L	M	N	O	P	Q	R	S	T
	DX	I	J	K	L	M	N	O	P	Q	R	S	T
	EX	A	B	C	D	E	F	G	H	I	J	K	L
	FX	=	<	>	^	+	~	0	0	0	0	0	0

**Table 5 : Packed and unpacked BCD data**

Decimal	Packed	Unpacked
12	0001 0010	0000 0001 0000 0010
623	0000 0110 0100 0001 1100 0000 0001	0000 0001 0000 0010 0000 0001 0000 0000
910	0000 1001 0000 0000	0000 0001 0000 0001 0000 0001 0000 0000

**Table 6 : Byte-Sized Data**

Byte-sized data are stored as unsigned and signed integers. Figure illustrates both the unsigned and signed forms of the byte-sized integer. The difference in these forms is the weight of the least significant bit position. Its value is 128 for the unsigned integer and minus 128 for the signed integer. In the signed integer format, the least significant bit represents the sign bit of the number, as well as a weight of minus 128. For example, 80H represents a value of 128 as an unsigned number; as a signed number, it represents a value of minus 128. Unsigned integers range in value from 00H to FFH (0-255). Signed integers range in value from -128 to 0 to +127.

Although negative signed integers are represented in this way, they are stored in the 2's complement form. The method of evaluating a signed number by using the weights


MI.20

of each bit position is much easier than the act of 2's complementing a number to find its value. This is especially true in the world of calculators designed for programmers.

**B.Tech. (IV Sem.) C.S. Solved Paper**

formed, the two's complement is found by adding a one to the one's complement. Example 1 shows how numbers are formed.

B.Tech. (IV Sem.) C.S. Solved Paper



**Fig. : The unsigned and signed bytes illustrating the weights of each binary-bit position**

**Fig. :** The unsigned and signed bytes illustrating the weights of each binary-bit position

complementing a number starts with the rightmost digit. Subtraction by writing down the number from right to left. Write the number exactly as it appears until the first one. Write down the first one and then invert all bits to its left. Example shows this technique with the same numbers as in example 2.

- **Assembly Language**
  - A medium of communication with a computer in which programs are written in mnemonics. An assembly language is specific to a given computer.
  - **Instruction Set:** All the instructions are described in terms of its operation and the operand, including details such as number of bytes, machine cycle, T-states hex and affected flags.
  - The various abbreviation used- Reg. 8080A/

<b>8085</b> <b>details:</b> <b>code</b> <b>OpCode</b> <b>Operand</b> <b>Byt</b> <b>AC1</b> <b>8-bit data</b> <b>2</b> <b>Description :</b> <b>The 8-bit data (operand) and the carry flag are added to the contents of the accumulator and the result is stored in accumulator.</b>
<b>Example :</b>
<b>M-cycle</b> <b>T-States</b> <b>Hex code</b>
<b>7</b> <b>CE</b>

ASSEMBLY LANGUAGE PROGRAMMING

CHAPTER IN A NUTSHELL

S = Sign  
Z = Zeros

**Z** = Sum  
**AC** = Auxiliary Carry  
**P** = Parity

CY = Carry

**Example:** *Byte*

**Description :** The 8-bit d

added to the contents of the stack stored in accumulator.

### **Program Structure : The Sequential : A program**

without much complexity.

**(iii) Iterative/ Recursive :** Some execution of a program counter for a finite number of times.

- XX = Random information
- Flags : All flags are modified to reflect the result of addition.

PREVIOUS YEARS QUESTIONS

(data) can be specified in various ways. It may include 8-bit (or 16-bit) data, an internal register, a memory location, or 8-bit (or 16-bit) address. In some instructions, the operand is

**Instruction Set:** All the instructions are described fully in terms of its operation and the operand, including details such as number of bytes, machine cycle, T-states hex code

*rob.J Define instruction & instruction set* |R.T.U.2019

PART-II

**i. Instruction :** An instruction is a command to the microprocessor to perform a given task on a specified data. Each instruction has two parts; one is task to be performed called the operation code (opcode), and the second is the data to be operated on, called the operand. The operand (c

The various abbreviation used- Reg. 8080A/ 8085  
 and affected flags.  
 such as numbers, etc.

Register.	Mem = Memory Location
R	R = Register
$R_s$	$R_s$ = Register Source

Bhavesh XEROX -- 9799311959

MI-22

Microprocessor and Interfaces

MI-23

R = Register Destination  
N = Memory  
( ) = Contents of  
XX = Random Information

**Prob.2 What is the role of accumulator in Microprocessor?**

[R.T.U. 2019]

**Sol.** Accumulator : The accumulator is a 8 bit general purpose register connected to internal data bus and to ALU. It is also called as a register. It is used in most of the arithmetic and logical operations. After performing an operation, the ALU places its result on internal data bus, from there it is generally stored in accumulator.

**Prob.3 Find the content of 'C' register after execution of the following assembly language program.**

**Loop:**  
MVI A,  
RLC  
JNC  
MOV C,  
HLT

A

Loop:

[R.T.U. 2016]

**Sol.** MVI A,  
RLC  
JNC  
MOV C,  
HLT

ADD B

8B

→ A

00001011

00000110

DAA

10010001

91 A

MOV C,A

91

→ C

B.Tech. (IV Sem) C.S. Solved Paper

Sol. Comparison between JMP and CALL instructions

No.	JMP	CALL
1.	It is used to jump the execution of program at any specified address unconditionally.	It is used to execute the subroutine programs unconditionally.

**Prob.4 Compare the function of the RET and RETI.**

[R.T.U. 2013]

**Sol.** Comparison between RET and RETI instructions

1. This instruction is used to return from subroutine to unconditionaly.
2. It is 16-bit address.
3. It has 3 machine cycles and 10-T states.
4. It has Hex code C3H.

**Sol.** Comparison of XTHL and XCCHG instructions

No.	XTHL	XCCHG
1.	This instruction is used to exchange the contents of HL pair with stack pointers	This instruction is used to exchange the contents of HL pair with DE pair.

**Prob.5 Compare the function of the RET and RETI.**

[R.T.U. 2013]

**Sol.** Comparison between STAX and LDAX

No.	STAX	LDAX
1.	Store the content of accumulator in memory location whose address is specified in the register pair.	Load the contents of memory location whose address is specified in the register pair to accumulator.

**Prob.6 Compare the function of the JMP and CALL.**

[R.T.U. 2013]

**Sol.** Comparison between STAX and LDAX

No.	STAX	LDAX
1.	It is used to store the data in the memory location 2300H, split the data in the From memory location 2300, store them in memory location of OA and OB, and store them in memory location 2501 and 2502.	Get the data in B-reg pointed by HL register pair (2300H)

**Prob.7 Write a program to store hexdecimal data AB in memory location 2300, split the data in the From memory location 2300, store them in memory location of OA and OB, and store them in memory location 2501 and 2502.**

[R.T.U. 2013]

**Sol.** LXI H,2300  
MVI M,AB H  
MOV B,M  
MOV A,B  
MOV N,A  
MOV M,F  
MOV A,B  
MOV D,M  
MOV E,N  
MOV F,H  
MOV RRC  
MOV RRC  
MOV RRC  
MOV RRC  
MOV M,A  
STA 2502  
Store the upper nibble in memory  
Terminate the program

**Prob.8 Compare the function of the STAX and LDAX.**

[R.T.U. 2013]

**Sol.** Comparison between STAX and LDAX

No.	STAX	LDAX
1.	It is the type of interrupt. It is used where software interrupt is required.	Hex code for STAX instruction is EBH.

**Prob.9 Write a program to store hexdecimal data AB in memory location 2300, split the data in the From memory location 2300, store them in memory location of OA and OB, and store them in memory location 2501 and 2502.**

[R.T.U. 2013]

**Sol.** XTHL  
MOV B,M  
MOV A,B  
MOV N,A  
MOV M,F  
MOV A,B  
MOV D,M  
MOV E,N  
MOV F,H  
MOV RRC  
MOV RRC  
MOV RRC  
MOV RRC  
MOV M,A  
STA 2502  
Store the upper nibble in memory  
Terminate the program

**Prob.10 Write contents of all registers after every instruction given program segment.**

[R.T.U. 2013]

**Sol.** MVI C,10 H  
LXI H,2370 H  
LXI D,7870 H  
MOV A,M  
STAX D  
MOV M,C  
LDAX D  
HLT

**Sol.** MVI A,00100111  
RLC  
JNC  
MOV C,A  
HLT

[R.T.U. 2016]

**Prob.6 Compare the function of the JMP and CALL.**

[R.T.U. 2013]

**Sol.** Comparison between STAX and LDAX

No.	STAX	LDAX
1.	00100100 10001011 [8B]	00100100 10001011 [8B]



<p>7. JNC is used to jump to the given step if their is no carry (3 Byte instruction)</p> <p>8. JNZ is used to jump to the given step if their is not zero (3 Byte instruction)</p> <p>9. DCR is used to decrease given register by 1 (1 Byte instruction)</p>
<p>10. HALT is used to halt the program</p>
<p><u>Ques.16 Define direct and indirect addressing mode with appropriate examples.</u> OR  <u>Describe various addressing modes available in 8085 microprocessor with two example of each.</u></p>
<p><u>Explain various addressing modes with example in assembly language programming.</u> OR  <u>Explain direct and indirect addressing with suitable examples.</u></p>
<p><u>Sol.</u> Addressing Modes : Each instruction requires certain data on which it has to operate. There are various techniques to specify data for instructions. These techniques are called addressing mode. Intel 8085 uses the following addressing modes :</p> <ul style="list-style-type: none"> <li>(a) Direct Addressing : In this type of addressing, the address of the operand (data) is given in the instruction itself.</li> </ul> <p>Examples :</p> <p>(1) STA 2400H : Store the content of the accumulator in the memory location 2400H.</p> <p>32. 00 24 : The above instruction in the code form.</p> <p>In this instruction, 2400H is the memory address where data is to be stored. It is given in the instruction itself. The 2nd and 3rd bytes of the instruction specify the address of the memory location. Here, it is understood that the source of data is accumulator.</p> <p>(2) IN 02 : Read data from the port C  D B, 02 : Instruction in the code form.</p> <p>In this instruction 02 is the address of the port C of IO port from where the data is to be read. Here, it is implied that the destination is the accumulator. The 2nd byte of the instruction specifies the address of the port.</p> <p>(b) Register Addressing : In register addressing mode, the operands are in the general purpose register. The opcode specifies the address of the registers in addition to the operation to be performed.</p>

Microprocessor and Interfaces	Microprocessor and Interfaces																
<p><b>Examples :</b></p> <p>(1) MOV A, B : Move the content of register B to register A.</p> <p>(2) ADD B : The instruction in the code form.</p> <p>: Add the content of register B to the content of register A.</p> <p>80 H : The instruction in the code form.</p> <p>Besides the operation to be performed, the opcode also specifies the registers, which contain data. The opcode 78H can be written in binary form as 01110000. The first two bytes, i.e. 100 are for MOV operation, the next three bits 111 are the binary code for register A and the last three bits 000 are the binary code for register B.</p> <p>In example (2), the opcode for ADD B is 80H. In this instruction one of the operands is register B (its content is one of the data) which is indicated in the instruction itself. In this type of instruction (arithmetic group), it is understood that the other operand is in the accumulator. The opcode 80H in the binary is 10000000. The first five bits i.e. 10000 specify the operation to be performed, i.e. ADD. The last three bits 000 are the binary code for register B for 8085 microprocessor.</p> <p><b>(c) Register Indirect Addressing :</b> In this mode of addressing, the address of the operand is specified by a register pair.</p> <p><b>Examples :</b></p> <p>(1) LXI H, 2500 H : Load HL pair with 2500 H.</p> <p>MOV A, M : Move the content of the memory location, whose address is in HL pair (i.e., 2500H) to the accumulator.</p> <p>HLT : Halt.</p> <p>In the above program the instruction MOV A, M is an example of register indirect addressing. For this instruction, the operand is in the memory. The address of the memory is not directly given in the instruction. The address of the memory resides in HL pair and this has already been specified by an earlier instruction in the program, i.e., as LXI H, 2500 H.</p> <p>(2) LXI H, 2500 H : Load the HL pair with 2500 H.</p> <p>ADD M : Add the content of the memory location, whose address is in HL pair (i.e., 2500 H), to the content of the accumulator.</p> <p>In this program, the instruction ADD M is an example of register indirect addressing.</p> <p><b>(d) Immediate Addressing :</b> In immediate addressing mode, the operand is specified with the instruction itself.</p> <p><b>Examples :</b></p> <p>(1) MVI A, 05 : Move 05 in register A.</p> <p>3 E, 05 The instruction in the code form.</p>	<p><b>(2) ADJ 06 :</b> Add 06 to the content of the accumulator.</p> <p>C6, 06 : The instruction in the code form.</p> <p>In these instructions the 2nd byte specifies data.</p> <p>LXI H, 2500 H is an example of immediate addressing 2500 is 16-bit data.</p> <p>Which is given in the instruction itself. It is to be loaded into HL pair.</p> <p><b>(e) Implicit Addressing :</b> There are certain instructions, which operate on the content of the accumulator. Such instructions do not require the address of the operand.</p> <p><b>Examples :</b> CMA, RAL, RAR etc.</p> <p><b>Prob.17 Write a short note on rotate instructions of 8085 Microprocessor.</b></p> <p><b>OR</b></p> <p><i>Explain the all type of Rotate instructions with the help of suitable examples.</i></p> <p><b>Sol. 8085 Microprocessor has four types of rotational instructions.</b></p> <p>(i) RLC (Rotate Accumulator Left)</p> <p>(ii) RAL (Rotate Accumulator Left Through Carry)</p> <p>(iii) RRC (Rotate Accumulator Right)</p> <p>(iv) RAR (Rotate Accumulator Right Through Carry)</p> <p><b>(i) RLC (Rotate Accumulator Left) :</b> Rotate content of accumulator left by one bit without carry. Seventh bit (<math>D_7</math>) of the accumulator is moved to carry b (cy) as well as to zero bit (<math>D_0</math>).</p> <p><math display="block">\boxed{D_{n+1}} \leftarrow \boxed{D_n}, \quad \boxed{D_0} \leftarrow \boxed{D_1}, \quad \boxed{CY} \leftarrow \boxed{D_7}</math></p> <p>(a) It is 1 byte opcode.</p> <p>(b) Only carry flag is affected.</p> <p>(c) Implicit addressing mode (no operand is there, work on accumulator.)</p> <p>(d) It has 1 machine cycle and 4-T states.</p> <p><b>Example :</b> If accumulator contain 8-bit data 1101010. Then applying RLC instruction on it.</p> <p>Accumulator <math>\Rightarrow</math>  Accumulator Contain <math>\Rightarrow</math> <table border="1"><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table> <math>\downarrow</math> <table border="1"><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table> CY b, D, D, D, D, D, D, D,</p> <p>Accumulator after applying RLC Instruction.</p>	1	1	0	1	1	0	1	0	0	1	1	0	1	0	1	1
1	1	0	1	1	0	1	0										
0	1	1	0	1	0	1	1										

**Use of RLC**

- To multiply the number by two.
- To check whether bit has carry or no carry.
- To check whether bit has carry or no carry.
- (ii) RAL (Rotate Left Through Accumulator)
 

**Carry:** This instruction rotate the contents of accumulator left by one bit with carry. The seventh bit of the accumulator and carry bit is shift to zero bit of the accumulator.

**Syntax :**

$$[\boxed{D_n}] \leftarrow [\boxed{D_1}], \quad [\boxed{CS}] \leftarrow [\boxed{D_1}], \quad [\boxed{D_0}] \leftarrow [\boxed{CY}]$$

(a) It is 1 byte opcode.  
 (b) Only carry flag is modified.  
 (c) Implicit addressing mode.  
 (d) It has same 1 machine cycle and 4-T states.

**Example :** If accumulator contain 8-bit data 11010110 and carry bit contain 0 than after instruction execution accumulation contain 10110100 as follows.

Accumulator	$\boxed{0}$	1 1 0 1 1 0 1 0
With CY	D, D, D, D, D, D, D, D	

Shifted State: 1 0 1 1 0 1 0 0

After execution accumulator contain DEH value.

**M1.28**
**B.Tech. (IV Sem.) C.S. Solved Papers**

- (1) To divide the numbers by two.
- (2) To check whether the bit has carry or no carry.
- (iv) RAR (Rotate Accumulator Right Through one bit with carry). Zero bit of Accumulator is shift to carry bit and carry bit is shift to seventh bit.

**Syntax :**

$$[D_n] \leftarrow [D_{n+1}], [CY] \leftarrow [D_0], [D_7] \leftarrow [CY]$$

It has same features like RRC instructions.  
Example : If accumulator contain A7H and carry flag contain 0 bit.

Before Execution CY	<table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td></tr><tr><td>1 0 1 0 0 1 1 1</td></tr></table>	0	1 0 1 0 0 1 1 1
0			
1 0 1 0 0 1 1 1			



**Prob.18 Explain instruction cycle of an instruction MVA 05 H using timing diagram.** [R.T.U. 2016]

Sol. Let the actual physical memory location of register A be 1000H and the machine code for the same be 06H. The data is given to be in 05H. Let the actual physical memory location of this data be 1001H.

Mnemonics	Machine Code	Memory Locations
MVA 05H	06H	1000H
	05H	1001H




Fig. : Timing diagram for MVA 05H

The MVA, 05H instruction requires 2-machine cycles, total of 7-states as shown in figure. Status signals IOM, S<sub>1</sub> and S<sub>0</sub> specifies the 1<sup>st</sup> machine cycle as the opcode fetch.

**Microprocessor and Interfaces**
**M1.29**

In T<sub>1</sub>-state, the high order address {10H} is placed on the bus A<sub>15</sub>  $\leftrightarrow$  A<sub>4</sub> and low order address {00H} on the bus AD<sub>7</sub>,  $\Leftrightarrow$  AD<sub>0</sub> and ALE = 1. In T<sub>2</sub>-state, the RD line goes low and the data 06 H from memory location 1000H are placed on the data bus. The fetch cycle becomes complete in T<sub>3</sub>-state. The instruction is decoded in the T<sub>4</sub>-state. During T<sub>4</sub>-state, the contents of the bus are unknown. With the change in the status signal, I/O/M = 0, S<sub>1</sub> = 1 and S<sub>0</sub> = 0, the 2nd machine cycle is identified as the memory read. The address is 1001H and the data byte [05H] is fetched via the data bus. Both M<sub>1</sub> and M<sub>2</sub> perform memory read operation, but the M<sub>1</sub> is called opcode fetch i.e., the 1<sup>st</sup> machine cycle of each instruction is identified as the opcode fetch cycle. Execution time for MVI A, 05H i.e., memory read machine cycle and instruction cycle is

Mnemonic	Instruction Byte	Machine Cycle	T-states
MVI A, 05H	Opcode	Opcode Fetch	4
	Immediate	Read Immediate Data	3/7




Fig. : Timing diagram of LDAX B

**Prob.20 Write an assembly language delay subroutine to provide a time delay of 0.5ms for an 8085 microprocessor operating at 2 MHz frequency.** [R.T.U. 2012]

Sol. The delay required is 0.5 millisecond hence an 8-bit register of 8085 can be used to store a count value. The count is decremented by one and the zero flag is verified. If zero flag is set, then the decrement operation is terminated. The delay routine is written as a subroutine, as shown below.

Delay routine

MVD, N ; Load the count value, N in D-register.

Loop : DCR D ; Decrement to count.

JNZ Loop ; If count is not zero go to Loop.

RET ; If count is zero return to main program.

The following table shows the T-state required for execution of the instructions in the subroutine.

Table

Instruction	T-state required for execution of an instruction	Number of times the instruction is executed	Total T-states
CALL add16	13	1	13
MOV D, N	7	1	7
DCR D	10	N times	4 * N = 4N
JNZ Loop	9	(N-1) times	10 * (N-1) = 10N-10
RET	10	1	10

$$\begin{aligned} \text{Time period of one T state} &= \frac{1}{\text{Internal clock frequency}} \\ &= \frac{1}{1 \times 10^6} = 10^{-6} \\ \text{Number of T states required for } 0.5 \text{ ms} &= \frac{\text{Required time delay}}{\text{Time for one T-state}} \\ &= \frac{0.5 \times 10^{-3}}{10^{-6}} = 500_{10} \end{aligned}$$

On equating the total T states required for subroutine and number of T states for the required time delay the count value, N can be calculated.

$$\therefore 14N + 32 = 500_{10}$$

$$\begin{aligned} N &= \frac{500 - 32}{14} = 33.428_{10} \approx 34_{10} = 22_{16} \\ \therefore \text{Count value, } N &= 22_{16} \end{aligned}$$

If the above delay routine is called by a program and executed with the count value of 22, then the delay produced will be 0.5 millisecond.

**Prob.21 (a) Write a program to transfer sixteen bytes of data stored in memory location at C50H to C5FH to new memory location starting at C270 H.**

**(b) Specify the register contents and the flag status as the following instructions are executed.**

A XY      B XY      S X      Z X      CY

SUB A

MOV B,A

DCR B

INR B


SUI 01 H

HLT

[R.T.U. 2008]

**Sol. (a)**

Memory locations of C25FH and New memory location




Calculation to find the count value, N


External clock frequency = 2 MHz

$$\text{Internal clock frequency} = \frac{\text{External clock}}{2} = 1 \text{ MHz}$$

LXI H C250H  
LXI D C270H  
MOV C, OF(H)  
Loop: MOV A, NL  
XCHG  
MOV B, M  
MOV M, A  
XCHG  
MOV N, B  
INX H  
INX D  
DCR C  
NZJ, Loop



Sol. (b)



Sol. (b) Mnemonics

MVI A, 8AH  
MOV L, 6CH  
ADD L, 47H  
MOV M, 47H  
ADC D, E  
MOV E, A  
MVI A, 3AH  
MOV L, 9 BH  
ADC D, A  
MOV ACI  
HLT

Comments

Move 9H to reg L.  
A  $\leftarrow$  A + L + carry.  
D  $\leftarrow$  A  
A  $\leftarrow$  00H + carry + A'  
Stop.

Move counter to reg C.  
Starting address of the 1st

block is stored in the HL pair.

Starting address of the second block is stored in the DE pair.

A, M Move the data stored in the address stored

in HL pair to accumulator

B  $\leftarrow$  A .

Load the accumulator with the data that is stored in the

address, stored in DE pair.

Move the data stored in accumulator and the address stored in HL pair.

$A \leftarrow B$

Move the data stored in the address that is stored in the DE pair

Increment HL Pair

Increment DE pair

Decrement counter

Check if the counter is equal to zero if not, then jump to label.

Example : MOV A,B  
Code: 01110000 = 78H = 170 octal (octal was used extensively in instruction design of such processors).

HLT

**ADD r**

A, B, A + r

In a two-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. Source operand is a data byte immediately following the opcode. For example:

IR-TU-2011

Table 2: Example for 2 Byte Instruction

Task	Op code	Operand	Binary Code	Hex Code
MVI	A, Data		0011 1110	3E Data
	DATA		1100 0010	20 Byte

The instruction would require two memory locations to store the data byte in the accumulator.

The instruction would require two memory locations to store the data byte in the accumulator.

**MVI r, data**

OUT port

0011 1110

DATA

Where port is an 8-bit device address.(Port) B.

Since the byte is not the data but points directly to where it is located this is called direct addressing.

3. Three-Byte Instructions : In a three-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third byte is the high-order address.

**Table 3: Example for 3 Byte Instruction**

Task	Op code	Operand	Binary Code	Hex Code
Transfer the program sequence to the memory location 205SH.	JMP	205SH	1100 0011 0100	C3 First Byte
			0101	85 Second Byte
			0010	20 Third Byte

This instruction would require three memory locations to store in memory.

The byte instructions - opcode + data byte + data byte

**MI.32**  
**LXI rp, data16**

rp is one of the pairs of registers BC, DE, HL used as 16-bit registers. The two data bytes are 16-bit data in LH order of significance.

rp B data16

LXI H,0520H coded as 21H 20H 50H in three bytes.

This is also immediate addressing.

**LDA addr**

A B (addr) Addr is a 16-bit address in LH order.

Example: LDA 2134H coded as 3AH 34H 21H. This is also an example of direct addressing.

**Timing Diagram for MOV A,B**

The instruction MOV A,B is a 1-byte instruction. Microprocessor takes only one machine cycle (op-code fetch) to complete instruction. Hence, hex code for MOV A,B is passed to the microprocessor.




Fig.

**Prob.24 Classify the instructions set of 8085 and explain them.** [R.T.U 2017]

**Sol. Instruction Set of 8085 :** 8085 Instructions can be classified based on the size they occupy in memory or by the functions they perform.



Second Byte  
Third Byte  
Memory locations  
data byte + data byte

MOV

ADD

ADC

ACI

C

SUB

SUI

**Classification of Instruction Set of 8085**  
Instructions Based on Size : Based on the size, the instructions can be classified as follows:

- One byte Instructions: These instructions are of 0 byte in size and hence occupy one memory location RAM. Examples are CMA, RLC, RRC, RAL, RA STC, CMC etc. These instructions do not require a operand to be specified with the instructions, instead the operand is implied in the instructions.
- Two Byte Instruction: These instructions of 1 byte(16-bits) in size and hence will occupy two memory locations in RAM. Examples of such instructions are MVI, C0A;

**Three Byte Instructions:** These are of three bytes in size and hence occupy three locations in memory(RAM). Examples of such instructions are CALL, JMP etc.

**Instruction Set Based on Function**

An instruction is a binary pattern designed inside microprocessor to perform a specific function. The entire group of instructions, called the instruction set, determine what functions the microprocessor can perform. The instructions can be classified into the following five functional categories: data transfer (copy) operations, arithmetic operations, logical operations, branching operations, a machine-control operations.

- Data Transfer Group :** The data transfer instructions move data between registers or between memory and registers.
- MOV** Move
- MVI** Move Immediate
- LDA** Load Accumulator Directly from Memory
- STA** Store Accumulator Directly in Memory
- LDH** Load H & L Registers Directly from Memory
- SHLD** Store H & L Registers Directly in Memory
- An 'X' in the name of a data transfer instruction implies that it deals with a register pair (16-bits);
- LXI** Load Register Pair with Immediate data
- LDAX** Load Accumulator from Address in Register Pair

**Complement and carry flag instructions:**

- CMA** Complement-Accumulator
- CMC** Complement-Carry Flag
- STC** Set Carry Flag

The rotate instructions shift the contents of the accumulator one bit position to the left or right:

- RLC** Rotate Accumulator Left
- RRC** Rotate Accumulator Right
- RAL** Rotate Left Through Carry
- RAR** Rotate Right Through Carry

content of an 8-bit value with the contents

of the accumulator;

**CMP** Compare Using Immediate Data

**XRA** Exclusive OR Using Immediate Data

**XRI** Exclusive OR Using Accumulator

The Compare instructions compare the

content of an 8-bit value with the contents

of the accumulator;

**CPI** Compare Using Immediate Data

**THE** The Compare instructions compare the

content of an 8-bit value with the contents

of the accumulator;

**RLC** Rotate Left Through Carry

**RRC** Rotate Right Through Carry

**RAL** Rotate Left Through Carry

**RAR** Rotate Right Through Carry

content of an 8-bit value with the contents

of the accumulator;

**RAL** Rotate Left Through Carry

**RAR** Rotate Right Through Carry

**Complement and carry flag instructions:**

- CMA** Complement-Accumulator
- CMC** Complement-Carry Flag
- STC** Set Carry Flag

The rotate instructions shift the contents of the

accumulator one bit position to the left or right:

**RLC** Rotate Accumulator Left

**RRC** Rotate Accumulator Right

**RAL** Rotate Left Through Carry

**RAR** Rotate Right Through Carry

**6. I/O Instructions**

- IN** Initiate Input Operation
- OUT** Initiate Output Operation
- XTHL** Push Two Bytes of Data off the Stack
- XLTH** Exchange Top of Stack with H & L
- SPHL** Move content of H & L to Stack Pointer

the contents of the program counter;

**PCHL** Move H & L to Program Counter

**RST** Special Restart Instruction Used with Interrupts

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**HLT** Disable Interrupt System

**DI** Disable Interrupt System

**HLT** Halt

**NOP** No Operation

**7. Machine Control Instructions**

- EI** Enable Interrupt System
- DI** Disable Interrupt System

the sequence of operations that are required by the central processing unit to fetch an instruction and data from the memory and to execute it. The instruction cycle consists of a fetch cycle and a execute cycle. In a fetch cycle the CPU fetches the opcode (the machine code of an instruction) from the memory. The sequence of operations which are required to fetch an opcode from the memory constitute a fetch cycle.

**Prob.25 Define instruction cycle, machine cycle and T-state.** [R.T.U 2016]

**OR**

**Define the Following terms :**

(i) Instruction Cycle

(ii) Machine Cycle

(iii) T-State.

[Raj. Univ. 2007, 2001, 2009]

**Sol. Instruction Cycle :** An instruction cycle is defined as

the sequence of operations that are required by the central processing unit to fetch an instruction and data from the memory and to execute it. The instruction cycle consists of a fetch cycle and a execute cycle. In a fetch cycle the CPU fetches the opcode (the machine code of an instruction) from the memory. The sequence of operations which are required to fetch an opcode from the memory constitute a fetch cycle. The conditional branching instructions examine the status of one of four condition flags to determine whether the specified branch is to be executed. The conditions that may be specified are as follows:

**NZ** Not Zero (Z = 0)

**Z** Zero (Z = 1)

**NC** No Carry (C = 0)

**C** Carry (C = 1)

**PO** Parity Odd (P = 0)

**SBB** Subtract from Accumulator Using Borrow

**P** Parity Even (P = 1)  
Plus (S = 0)

**SBI** Subtract Immediate from Accumulator Using Borrow (Carry) Flag

**M** Minus (S = 1)

Thus, the conditional branching instructions are specified as follows:

**Jmps** Calls Returns

**INC** CNC RNC (No Carry)

**JNZ** CNZ RNZ (Not Zero)

**JM** CM RM (Minus)

**JPO** CPO RPO (Parity Odd)

**JM** CM RM (Plus)

**JPE** CPE RPE (Parity Even)

**JPO** CPO RPO (Parity Odd)

Two other instructions can affect a branch by replacing the contents of the program counter;

**PCHL** Move H & L to Program Counter

**RST** Special Restart Instruction Used with Interrupts

The following instructions affect

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**XTHL** Exchange Top of Stack with H & L

**SPHL** Move content of H & L to Stack Pointer

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**HLT** Halt

**NOP** No Operation

**5. Stack Instructions :** The following instructions affect

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**XTHL** Exchange Top of Stack with H & L

**SPHL** Move content of H & L to Stack Pointer

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**HLT** Halt

**NOP** No Operation

**6. I/O Instructions**

- IN** Initiate Input Operation
- OUT** Initiate Output Operation

**XTHL** Push Two Bytes of Data off the Stack

**XLTH** Pop Two Bytes of Data onto the Stack

**Exchange Top of Stack with H & L**

**SPHL** Move content of H & L to Stack Pointer

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**HLT** Halt

**NOP** No Operation

**7. Machine Control Instructions**

- EI** Enable Interrupt System
- DI** Disable Interrupt System

**SPHL** Move content of H & L to Stack Pointer

the contents of the stack pointer;

**PUSH** Push Two Bytes of Data onto the Stack

**POP** Pop Two Bytes of Data off the Stack

**HLT** Halt


**NOP** No Operation

**Prob.25 Define instruction cycle, machine cycle and T-state.** [R.T.U 2016]

**MI.34**  
The necessary steps which are required to get data from the memory and to perform the operation specified by an instruction constitute an execute cycle.

**Fetch Operation :** The instruction may be one byte, two byte or three byte long. The first byte of any type of instruction is the opcode (machine code of the instruction).

The second or third byte of an instruction may be the data or the address.




The program counter keeps the address of the next instruction to be executed. In the beginning of a fetch operation, the contents of the program counter, which is the address of the memory location where opcode of the instruction is stored, is sent to the memory. The memory places opcode of the instruction on the data bus so as to transfer to the CPU. This is called the fetch operation. To fetch an opcode of an instruction, three clock cycles are required. A slow memory may take more time. In the case of slow memory, the CPU has to wait till the memory send the opcode. The clock cycle for which the CPU waits is called the wait cycle. Fetch cycle is shown in fig. 1.

**Execute Operation :** After the opcode of an instruction fetched from the memory, the execution begins. The opcode fetched goes to the data register and then it goes to instruction register. From the instruction register it goes to instruction decoder which decodes the instruction and after the decoding of the instruction, the task specified in the instruction is carried out. This is called the execute operation. In one byte instruction, the operand is a general purpose register and opcode and operand are specified by one byte. The execution of one by one instruction is immediately performed.

Two byte or three byte instruction which contains data or address which is still lying in the memory, the CPU performs the read operation to get the desired data. After receiving the data, it performs the execute operation. Read operation is similar to the fetch operation. In the read operation, the quantity received from the memory, are data or operand address where as in the case of fetch operation, it is an opcode. In some instructions, the write operation is performed. In the write operation, data are sent from the CPU to the memory or to an output device. So execute operation may also consists of one or more read or write cycles. A fig. 2 shows the instruction cycle, which contains fetch cycle and execute cycle.

In the fig. 3  $M_1$  and  $M_2$  are the machine cycles,  $T_1$ ,  $T_2$ , etc. are T-states. In this diagram instruction cycle consists of two machine cycles.




**Machine cycle :** Machine cycle is defined as time required to complete one operation to accessing memory, I/O or acknowledge an external request. This cycle may consist three to six T - states.

T-state is defined as one subdivision of operation performed in one clock period, these subdivision are internal state synchronization with system clock and each T-state is precisely equal to one clock period. The term T-state clock period are often used synchronously.

There are following types of machine cycles related with 8085 MPU.

1. Opcode fetch
  2. Memory read
  3. Memory write
  4. I/O read
  5. I/O write
  6. Interrupt acknowledge
  7. Halt
  8. Hold
  9. Reset
- Opcode Fetch Machine**
- To illustrate operation opcode fetch, we are using data flow to instruction code MOV C, A (4F H) stored at location 2005 H is fetched.
- To fetch the bytes (4F H), the MPU needs to identify the memory location 2005 H and enable the data flow from memory. This is called fetch cycle. Fig. shows that data flow is transferred from memory to MPU. It shows five groups of signals in relation to system clock.



**B.Tech. (IV Sem) C.S. Solent Papers**

The time taken in execution is one clock cycle. In the two byte or three byte instruction which contains data or address which is still lying in the memory, the CPU performs the read operation to get the desired data. After receiving the data, it performs the execute operation. Read operation is similar to the fetch operation. In the read operation, the quantity received from the memory, are data or operand address where as in the case of fetch operation, it is an opcode.

In some instructions, the write operation is performed. In the write operation, data are sent from the CPU to the memory or to an output device. So execute operation may also consists of one or more read or write cycles. A fig. 2 shows the instruction cycle, which contains fetch cycle and execute cycle.

#### Microprocessor and Interfaces



represents the obscure and complex machine language form. The instructions in symbolic and more understandable form, so processor only understand machine language instructions, so the assembly language code is translated to machine language code using a program called 'Assembler'.

#### Advantages of Assembly Language :

- It is easy to write, modify and debug.
- It has the same efficiency as machine level language but is more readable.
- The syntax and symbolic programming saves time and effort of programmer.
- It is faster than high level programming languages, requires less memory and execution time.
- It allows complex hardware specific jobs in an easier way.
- It is the best suited for writing input or output drivers of an operating system.

#### Disadvantages of Assembly Language :

- It is machine and processor dependent. A program written for one computer might not run on computers with different hardware configuration.
- The programmer has to know the hardware details and addressing details.
- The code written in assembly language is longer than that written in a high level programming language.
- Example: If we need to add two integers 'a' and 'b', the code in C and x86 assembly

language is given below:

```
C: c = a + b;
x86: movl [a], %eax
      addl [b], %eax
      movl %eax, [c]
```

Sol.(a) In the Microprocessor 8085, MVI means Move

Immediate 8-bit. The Syntax is MVI <Register>, <data>

On execution of this instruction, the <data> which is of 8-bits is stored in the <Register>.

Let the actual physical memory location of register M be 1000H and the machine code for the same be 06H. The data is given to be in 7AH. Let the actual physical memory location of this data be 1001H.

The MVI M, 7AH instruction requires 2-machine cycles ( $M_1$  and  $M_2$ ).  $M_1$  requires 4-states and  $M_2$  requires 3-states, total of 7-states as shown in fig. Status signals IO/M, S<sub>1</sub> and S<sub>0</sub> specifies the 1<sup>st</sup> machine cycle as the op-code fetch. In T<sub>1</sub>-state, the high order address (10H) is placed on the bus A<sub>15</sub> - A<sub>8</sub> and low-order address (00H) on the bus AD<sub>7</sub> - AD<sub>0</sub>.

**MI.35**

language

language designed for a specific family of processors to

and ALE = 1. In  $T_3$ -state, the RD line goes low, and the data 0H from memory location 10001H are placed on the data bus. The fetch cycle becomes complete in  $T_4$ -state. The instruction is decoded in the  $T_4$ -state. During  $T_4$ -state, the contents of the bus are unknown. With the change in the status signal, IO/M = 0, S<sub>1</sub> = 1 and S<sub>0</sub> = 0, the 2<sup>nd</sup> machine cycle is identified as the memory read. The address is 1001H and the data byte [7AH] is fetched via the data bus. Both M<sub>1</sub> and M<sub>2</sub> perform memory read operation, but the M<sub>1</sub> is called op-code fetch i.e., the 1<sup>st</sup> machine cycle of each instruction is identified as the opcode fetch cycle. Execution time for MVI/M, 7AH i.e., memory read machine cycle and instruction cycle is:


Clock frequency of 8085 = 3.125 MHz

Time (T) for one clock = 1/3.125 MHz = 0.32  $\mu$ s

Total Execution time for Instruction =  $7T = 7 \times 0.320 \mu$ s

$$= 2.24 \mu\text{s}$$

The Timing Diagram is



**Fig. : Timing Diagram**

**Prob.27(a) What are peripheral mapped I/O memory and memory mapped I/O? Differentiate b/w them.**

OR

[R.T.U. 2015]

**E. Explain memory mapped and I/O Mapped Techniques.**

**(b) Write the uses of buffers, decoders, encoders and D-flip-flop in Microprocessor?** [R.T.U. 2015]

**Sol.(a)** I/O devices (peripherals) like keyboard, switches, converters, CRT, printers, LEDs etc. are communicated with microprocessor using interfacing methods. In the 8085 microprocessor based system, I/O devices can be interfaced using both techniques : memory-mapped I/O and peripheral-mapped I/O. The process of data transfer is identical in both.

**Peripheral-Mapped I/O**  
In this method, mostly lower address lines (A<sub>0</sub> - A<sub>3</sub>) are used to get an address of I/O ports and this method is identified by 8-bit address. Following steps are used in this method:

allowing a buffer to be used to aggregate many smaller read or write operations into block sizes that are more efficient for the disk subsystem, or in the case of a read, sometimes to completely avoid having to physically access a disk.

**Encoders and Decoders :** In digital domain, for ease of transmission of data, the data is often encrypted or placed within codes and then this secured code is transmitted. At the receiver, the coded data is decrypted or gathered from the code and is processed to be displayed or given to the load accordingly.

This task of encrypting the data and decrypting the data is done by Encoders and Decoders.

**Encoders :** Encoders are digital ICs used for encoding. By encoding, we mean generating a digital binary code for every input. An Encoder IC generally consists of an Enable pin which is usually set high to indicate the working. It consists of 2<sup>n</sup> input lines and n output lines with each input line being represented by a code of zeros and ones which is reflected at the output lines.

**Decoders :** Decoders are digital ICs which are used for decoding. In other words the decoders decrypt or obtain the actual data from the received code, i.e. convert the binary input at its input to a form, which is reflected at its output. It consists of n input lines and 2<sup>n</sup> output lines. A decoder can be used to obtain the required data from the code or can also be used for obtaining the parallel data from the serial data (before and after the clock signal) and therefore help control things that might otherwise run away if left to propagate on their own.

**A D flip-flops :** They provide a separation of state property, which you can then design orderly transitions from state to state, which is very useful in microprocessors which are state machines. State machines proceed in an orderly way from condition to condition, unlike analog systems which constantly change their state. The property also allows you to make sure operations are synchronized across many devices.

**Sol.(b) Buffer :** A data buffer (or just buffer) is a region of physical memory storage used to temporarily store data while it is being moved from one place to another.

Buffers can increase application performance allowing synchronous operations such as file reads or writes to complete quickly instead of blocking while waiting for hardware interrupts to access a physical disk subsystem instead, an operating system can immediately return successful result from an API call, allowing an application continue processing while the kernel completes the disk operation in the background. Further benefits can be achieved if the application is reading or writing small blocks of data that do not correspond to the block size of the disk subsystem.

**Sol. (a)** 1 byte, 2 byte and 3 byte instructions are respectively 1,2 and 3 bytes long, i.e., they require 1,2 and 3 bytes respectively for storage in memory. Straight forward instructions like CMA (complement the contents of the accumulator) are 1 byte long. Instructions that require internal register contents and not specific data are 1 byte long. Instructions that require values of data may be 2 bytes long. e.g.: ADI (Add an immediate value to accumulator content). In this case, the immediate value that is to be added is the 2<sup>nd</sup> byte of the instruction. CALL is a 3 byte instruction as it contains a 16-bit address (2 bytes) where the program has to jump to.

**More examples are given below:**

**1 byte :** CMP (compare with accumulator), DCR (decrement source by 1), HLT (halt and enter wait state).

**2 bytes :** IN (input data to accumulator from an 8-bit port address), MVI (move immediate & bit), CPI (compare immediate with accumulator).

**3 bytes :** CALL (unconditional subroutine call), JMP (jump unconditionally), LXI (load register pair immediate).

**Note :** The designer of the microprocessor would want all instructions to be as small as possible to save program memory.

**Sol. (b) STA :** Store Accumulator Direct. This instruction is used to load the contents of the accumulator into the memory location specified by the second and third bytes of the instruction itself. This is a 3 byte instruction. The second byte gives the lower order memory address and the third byte gives the higher order address. Example - Assume that the accumulator contains 6CH, which is to be written at the memory location 31C7H. Then, the complete description of STA is:

Opcode	Operand	Bytes	M-cycles	T-states	Hex code
STA	16 bit	3	'4	13	32C731

No flags are affected by this instruction. The timing diagram for STA is shown in Fig. (assume that the opcode STA (32C731H) is stored in the three consecutive memory locations 4700H, 4701H and 4702H)




Fig.

**Prob.29(a) Draw and explain the timing diagram of fetch operation and memory read operation.**

(b) Explain the following 8085 instructions giving suitable examples. Also indicate the flags affected by these if any :

(i) ACI (ii) DAD (iii) CALL (iv) POP [R.T.U. 2012]




Fig. 1: Timing Diagram for OPCODE Fetch Operation

**Sol. (a) Timing Diagram of Fetch Operation**  
In a fetch cycle the microprocessor fetches the opcode of an instruction from the memory. Fig. (1) shows the timing diagram for an opcode fetch cycle T<sub>1</sub>, T<sub>2</sub>, T<sub>3</sub> and T<sub>4</sub> are consecutive 4 clock cycles. The microprocessor issues a low IO/M signal to indicate that it wants to make communication with the memory. High S<sub>0</sub> and S<sub>1</sub> signals to indicate that it is going to perform fetch operation.

During the first clock cycle, T<sub>1</sub>, the microprocessor sends out the address of the memory location. The 16 bit memory address is sent through the address bus (A<sub>15</sub>-A<sub>0</sub>) and address/data bus (AD<sub>0</sub>-AD<sub>7</sub>). The MSBs of the memory address are sent over the A bus, and 8 LSBs of the memory address are sent over AD bus.

**B.Tech. (IV Sem.) Solved Papers  
(Microprocessor and Interfaces)**

- (iii) In memory read the address is given by instruction. All of these operations require 3-T state i.e. T<sub>1</sub> to T<sub>3</sub>. Also known as Operand Fetch Cycle.

**Operations of operand fetch of memory read cycles:**

**Step 1 (State T<sub>1</sub>) :** In T<sub>1</sub> state, 8085 sends the 16 bit memory address is needed by the memory to obtain the opcode from the given memory address.

During T<sub>1</sub> AD bus becomes ready to carry data. In T<sub>2</sub> the microprocessor makes RD low. Now memory gets the opcode from the specified memory location and places it to the data bus.

**Sol. (b) An instruction is a command to the microprocessor to perform a given task on specified data. The 8085 instruction set is classified into following 3 groups according to word size or byte size :**

- 1. 1-byte instructions
- 2. 2-byte instructions
- 3. 3-byte instructions

**1. 1-byte instruction :** It includes the opcode and operand counter and their PC is incremented by 1. Address may be generated by SP or general purpose register pair ALE is generated by 8085 to indicate the availability of A<sub>0</sub>-A<sub>15</sub> on AD<sub>0</sub>-AD<sub>7</sub>. The ALE is used to latch A<sub>0</sub> to A<sub>15</sub>.

In operand fetch cycle, address is given by program counter and their PC is incremented by 1. Address may be generated by SP or general purpose register pair ALE is generated by 8085 to indicate the availability of A<sub>0</sub>-A<sub>15</sub> on AD<sub>0</sub>-AD<sub>7</sub>. The ALE is used to latch A<sub>0</sub> to A<sub>15</sub>.

**2. 2-byte instruction :** It includes the operation code and the 2<sup>nd</sup> byte specifies the operation code and the 2<sup>nd</sup> byte specifies the operation.

**For Example**

Task	Opcode	Operand	Binary Code	Hex Code
Copy the content of the accumulator to register C.	MV	C, A	01000111	4F H
Add the contents of register B to the contents of the accumulator.	ADD	B	10000000	80 H
Invert each bit in the CMA			00101111	2F H

**3. 3-byte instruction :** In this instruction, the 1<sup>st</sup> byte specifies the opcode and following 2 bytes specify the 16 bit address.

**For Example**

Task	Opcode	Operand	Binary Code	Hex Code
Load Content of memory into A.	LDA	2050H	00111010 00100000 00100000	3A; 1st byte 50; 2nd byte 50; 3rd byte
Transfer the program sequence to memory.	JMP	2085H	11000011 10000011 00100001	C3; 1st byte 83; 2nd byte 83; 3rd byte

**Step 2 (State T<sub>2</sub>) :** In T<sub>2</sub> state, data from memory is transferred to 8085. If accepts this data and transfers on internal data bus and RD is made high.

- (i) To fetch the operand of an instruction if it is a multi byte illustration.
- (ii) To read data from the memory.

**Syntax : DAD register - pair**

The 16-bit contents of the specified register pair are added the contents of HL register and sum is stored in the HL register. If the result is larger than 16-bits, the CY flag is set.

No other flags are affected.

Ex : DAD H

**(iii) CALL: Unconditional Subroutine Call.****Syntax : CALL 16 bit address**

The program sequence is transferred to memory location specified the 16-bit address given in operand. Before the transfer, the address of next instruction after CALL is pushed onto stack.

Ex : CALL 2034 H or CALL xyz.

**(iv) POP : POP off stack to register pair.****Syntax : POP Reg pair**

The contents of the memory location pointed out by the stack pointer register are copied to the low-order register (C, E, L status flag) of the operand. The stack pointer is incremented by 1 and the contents of that memory location are copied to high-order register (B, D, H, A) of the operand.

Ex : POP H or POP A

**(v) 5 machine cycles**

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i; ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDU \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : (A) \leftarrow \oplus(r)$

**(vi) 18 T-states**

XRA M : It is a mnemonic for Ex-OR contents of memory with the accumulator. It means logical Ex-OR the content of accumulator with the contents of memory whose address is available in (H, L) register pair and store the result into the accumulator. It is a single byte instruction. It takes two machine cycles of 7 states. It is register indirect addressing mode. The CY and AC flags are cleared. All other flags are affected. The opcode is :

1010110

Macro RTL :  $(A) \leftarrow (A) \oplus M(H, L)$

Micro RTL : XRAM

OPFMC : IO/  $\bar{M} = 0, S_i = 0, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i;$

$ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : AND [(A) \oplus M(H, L)] FF$  is set

MRDMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow L; A_s - A_{15} \leftarrow H; ALE \nearrow$

$T_2 : \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; (A) \leftarrow (A) \oplus M(H; L)$

**XTHL**  
(a) Explain the following instructions indicating their addressing modes, flags affected, number and names of machine cycles on the execution of each :  
XR4 , CALL, XTHL, LHLD.

(b) Write a program to count number of 1's and 0 bits in a register. Assume data is in B register and store number of 1 in H register, 0 in L register. [R.R.U. 2011]

**Sol.(a) XRA**

XRA r : It is a mnemonic for Exclusive OR register. It means logical XORing the contents of accumulator with the contents of register mentioned and store the result back into the accumulator. It is a single byte instruction. It takes one machine cycle of four states. It is register addressing mode. The CY and AC is cleared. Other flags are affected. The opcode is :

10101 SSS

Macro RTL :  $(A) \leftarrow (A) \oplus (r)$

Micro RTL : XRA r

OPFMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

**(v) 5 machine cycles**

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i; ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDU \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : (A) \leftarrow \oplus(r)$

**(vi) 16 T-states**

XRA M : It is a mnemonic for Ex-OR contents of memory with the accumulator. It means logical Ex-OR the content of accumulator with the contents of memory whose address is available in (H, L) register pair and store the result into the accumulator. It is a single byte instruction. It takes two machine cycles of 7 states. It is register indirect addressing mode. The CY and AC flags are cleared. All other flags are affected. The opcode is :

1010110

Macro RTL :  $(A) \leftarrow (A) \oplus M(H, L)$

Micro RTL : XRAM

OPFMC : IO/  $\bar{M} = 0, S_i = 0, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i;$

$ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : AND [(A) \oplus M(H, L)] FF$  is set

MRDMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow L; A_s - A_{15} \leftarrow H; ALE \nearrow$

$T_2 : \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; (A) \leftarrow (A) \oplus M(H; L)$

$T_4 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_5 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_6 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_7 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_8 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_9 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{10} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{11} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{12} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{13} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{14} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{15} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{16} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{17} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{18} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{19} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{20} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{21} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{22} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{23} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{24} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{25} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{26} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i; ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : (A) \leftarrow \oplus(r)$

**(vii) 18 T-states**

XRA M : It is a mnemonic for Ex-OR contents of memory with the accumulator. It means logical Ex-OR the content of accumulator with the contents of memory whose address is available in (H, L) register pair and store the result into the accumulator. It is a single byte instruction. It takes two machine cycles of 7 states. It is register indirect addressing mode. The CY and AC flags are cleared. All other flags are affected. The opcode is :

1010110

Macro RTL :  $(A) \leftarrow (A) \oplus M(H, L)$

Micro RTL : XRAM

OPFMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i;$

$ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : AND [(A) \oplus M(H, L)] FF$  is set

MRDMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow L; A_s - A_{15} \leftarrow H; ALE \nearrow$

$T_2 : \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; (A) \leftarrow (A) \oplus M(H; L)$

$T_4 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_5 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_6 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_7 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_8 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_9 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{10} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{11} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{12} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{13} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{14} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{15} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{16} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{17} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{18} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{19} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{20} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{21} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{22} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{23} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{24} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{25} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{26} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i;$

$ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : (A) \leftarrow \oplus(r)$

**(viii) 24 T-states**

XRA M : It is a mnemonic for Ex-OR contents of memory with the accumulator. It means logical Ex-OR the content of accumulator with the contents of memory whose address is available in (H, L) register pair and store the result into the accumulator. It is a single byte instruction. It takes two machine cycles of 7 states. It is register indirect addressing mode. The CY and AC flags are cleared. All other flags are affected. The opcode is :

1010110

Macro RTL :  $(A) \leftarrow (A) \oplus M(H, L)$

Micro RTL : XRAM

OPFMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i;$

$ALE \nearrow$

$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : AND [(A) \oplus M(H, L)] FF$  is set

MRDMC : IO/  $\bar{M} = 0, S_i = 1, S_o = 1$

$T_1 : AD_o - AD_i \leftarrow L; A_s - A_{15} \leftarrow H; ALE \nearrow$

$T_2 : \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; (A) \leftarrow (A) \oplus M(H; L)$

$T_4 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_5 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_6 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_7 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_8 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_9 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{10} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{11} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{12} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{13} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{14} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{15} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{16} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{17} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{18} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{19} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{20} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{21} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{22} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{23} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{24} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{25} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_{26} : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_1 : AD_o - AD_i \leftarrow PC_o - PC_i; A_s - A_{15} \leftarrow PC_4 - PC_i;$

$ALE \nearrow$


$T_2 : PC = PC + 1; \overline{RD} = 0; BDB \leftarrow M(AB)$

$T_3 : \overline{RD} = 1; IR \leftarrow BDB$

$T_4 : (A) \leftarrow \oplus(r)$


**(ix) 34 byte is the higher order address**

MI.43



- Sol(a) Program**
- The ASCII characters are stored in memory, so we use memory pointers to access the data.
  - Number of data bytes to be checked is specified in the memory location 9041, so read the number a use it as a counter.
  - Two memory pointers are required to access the two strings.
  - Take the data using the memory pointer and check if they are equal or not.
  - Check for zero flag. If Z=1 it means string is equal.

- Sol(b) 16-bit Operations and Flags in 8085**
- Although the 8085 is an 8-bit processor, it also has some 16-bit operations. Any of the three 16-bit register pairs (BC, DE, HL), or SP could be loaded with an immediate 16-bit value (using LXI), incremented or decremented (using INX and DCX), or added to HL (using DAD), LHLD loaded HL from directly-addressed memory, and SHLD stored HL likewise. The XCCHG operation exchanges the values of HL and DE. Adding HL to itself performs a 16-bit arithmetical left-shift with one instruction. The only 16-bit instruction that affects any flag was DAD (adding HL to BC, DE, HL or SP), which updates the carry flag to facilitate 24-bit or larger additions and left-shifts (for a floating point mantissa, for instance). Adding the stack pointer to HL is useful for indexing variables in (recursive) stack frames. A stack-frame can be allocated using DAD SP and SPHL, and a branch to a computed pointer can be done with PCHL. These abilities make it feasible to compile languages such as PL/M, Pascal, or C with 16-bit variables and produce 8085 machine code.



- Although the 8085 is an 8-bit processor, it also has some 16-bit operations. Any of the three 16-bit register pairs (BC, DE, HL), or SP could be loaded with an immediate 16-bit value (using LXI), incremented or decremented (using INX and DCX), or added to HL (using DAD), LHLD loaded HL from directly-addressed memory, and SHLD stored HL likewise. The XCCHG operation exchanges the values of HL and DE. Adding HL to itself performs a 16-bit arithmetical left-shift with one instruction. The only 16-bit instruction that affects any flag was DAD (adding HL to BC, DE, HL or SP), which updates the carry flag to facilitate 24-bit or larger additions and left-shifts (for a floating point mantissa, for instance). Adding the stack pointer to HL is useful for indexing variables in (recursive) stack frames. A stack-frame can be allocated using DAD SP and SPHL, and a branch to a computed pointer can be done with PCHL. These abilities make it feasible to compile languages such as PL/M, Pascal, or C with 16-bit variables and produce 8085 machine code.

- Subtraction and bitwise logical operations on 16 bits is done in 8-bit steps. Operations that have to be implemented by program code (subroutine libraries) included comparisons of signed integers as well as multiply and divide.

**Z (Zero) Flag :** This flag indicates whether the result of a mathematical or logical operation is zero. If the result of the current operation is zero, then this flag will be set, otherwise reset.

**CY (Carry) Flag :** This flag indicates whether, during addition or subtraction operation, carry or borrow is generated or not. If generated then this flag bit will be set. (This flag may also be set before a mathematical operation as an extra operand to certain instruction.)

**AC (Auxiliary Carry) Flag :** It shows carry propagation from D<sub>3</sub> position to D<sub>4</sub> position. To understand it better, consider fig.

Consider fig.

(a) Explain with example, how flags can be set or reset in 16-bit instructions.

[R.T.U. 2011]

Here, a carry generator from D<sub>1</sub> bit position and propagates to the D<sub>2</sub> position. This carry is called auxiliary carry. This flag is never used for setting or testing a condition.

**S (Sign Flag) :** Sign flag indicates whether the result of a mathematical operation is negative or positive. If the result is positive, then this flag will reset and if the result is negative this flag will be set. This bit, in fact, is a replica of the D<sub>7</sub> bit.

**P (Parity) Flag :** This flag indicates whether the current result is of even parity (1) or of odd parity (0).

**MI.43**

**Microprocessor and Interfaces**

INZ, UP	Jump to UP if counter is not 0
MVI X, 00H	I add 00 to X
STX 0001H	Store 00H to memory
HLT	
MVI A, FFH	Load FFH to A
STA 9040H	Store FFH to memory
HLT	

**Prob.32 (a) Write an assembly program to move a block of 10 data bytes from one memory location to another in reverse order.**

**(b) Find the content of register C after following programs:**

(i) MVI A, 79 H  
MVI B, 09 H  
HLT

ADD B  
DAA  
MOV C, A

(ii) MVI A, 25 H  
Loop: NOP  
MOV C, A  
RLC

JNC Loop  
MOV C, A  
HLT


**(c) What are the contents of PC and SP after:**

(i) CALL instruction (ii) RET instruction in following program:

Memory Address	Instruction
LXI SP, 3999 H	
1000	
LXI B, 20J5 H	
CALL 2050 H	
2050	
↓	
MOV A, B	
ADD B	
RET	
	[R.T.U. 2010]

Sol.(a)

	Source	Destination
MVIC.0A.H	2000	3000
LXI.H.2000.H	2001	
LXI.B.3000.H	2002	
LOOP:MOV.A.m	2003	
STAX.B	2004	
INX.H	2005	
DCX.B	2006	
DCR.C	2007	
JNZ Loop	2008	
HLT	2009	



After CALL

	Memory	Stack Memory
Opcode LXI SP	1000	
99	1001	
39	1002	
Opcode of LXI B	1003	
15	1004	
20	1005	
C2	1006	
50	1007	
20	1008	
1009	3997	SP
3996	3998	xx
3997	3999	xx
3998		
3999		

(i) As the CALL instruction is executed the PC is pointing

the address of next location i.e. 1009, but as two instruction  
CALL, 2050, takes the control, of upto location 2050.

Therefore, the new value of program counter is loaded i.e.  
PC[2050], but the previous value of PC is stored in stack  
automatically. Therefore the stack pointer will be  
decremented by 2 i.e. 3997

∴ After CALL New SP[3997] and PC[2050]

(ii) As the RET is executed it takes back the add from  
stack, back to the PC. Therefore SP will be incremented by  
(SP + 2) from previous value, i.e.

PC SP

1000, 01, 02 LXI SP, 3999H  
1003, 04, 05 LXI B, 2015H  
1006, 07, 08 CALL, 2050H

2050 ADD B  
2051 RET

Sol.(b)

Prob.33 (a) What do you mean by 'Programming model' of 8085 MPU? Explain with suitable diagram.

[R.T.U. 2010; Raj. Univ. 2007]

(b) Is it possible that an output and an input port have the same 8 bit address? If yes, how does the 8085 microprocessor differentiate between the ports? If no, why?

[Raj. Univ. 2007]

Sol.(c) The microprocessor can be represented in terms of its:

- Hardware model (physical electronic components)
- Software model (programming model)

#### Hardware Model

Hardware model of a 8085 microprocessor includes basic three components: ALU, register array and control unit. These are communicated to each other by various internal connections called an internal bus.




Fig. 1: Hardware model

#### Flag Register

The flag register is nothing but a group of flip-flop used to give status of different operations results. The flag register is connected to ALU, when an operation is performed by ALU the result is transferred to an internal data bus and status of result will be stored in flip-flops. It only give status if an operation is performed in ALU.

The different flags and their position in flag register are shown in fig.




Fig. 3: Flag Register

(i) CY-Carry: If an operation performed in ALU, generated a carry from D<sub>7</sub> bit, the carry flag is set, otherwise it is reset. The carry flag also serves as a borrow flag for subtraction.

(ii) AC – Auxiliary carry flag: If an operation performed in ALU generates a carry from lower nibble (i.e. D<sub>0</sub> to D<sub>3</sub>) to upper nibble (i.e. D<sub>4</sub> to D<sub>7</sub>). The AC flag is set i.e., a carry given by D<sub>3</sub> bit to D<sub>4</sub> is a AC flag.

Accumulator: Refer to Prob. 2.

#### Software Model (Programming Model)

Software model of a processor means the available software resources of the microprocessor. The programming model of microprocessor is the layout of the internal register and flags within the microprocessor. The programming model of 8085 microprocessor has been shown in fig. 2. It contains ten registers, eight registers of

This is not a general purpose flag, it is only used internally by microprocessor to perform binary to BCD conversion. It is not available for programmer for any decision making.

(iii) Z-Zero flag: If an operation in ALU result is zero, the zero flag is set. If the result is not zero, the zero flag is reset.

(iv) **S-Sign flag :** In Sign flag magnitude format, the sign of a number is indicated by MSB bit. If MSB bit = 0, the number is positive. In 8085 microprocessor, MSB bits D<sub>7</sub>, D<sub>6</sub>, the sign flag is exact replica of D<sub>7</sub> bit of the result. If D<sub>7</sub> = 1, the sign flag is set and if D<sub>7</sub> = 0, the flag is reset.

(v) **P - Parity flag :** This bit is used to indicate the parity of the result. If the result contains even numbers of 1's, this flag is set. If the result contains odd numbers of 1's, this flag is reset.

**Program Counter (PC):** This is a 16-bit register deals with the fourth operation, sequencing the execution of instructions. This register is a memory pointer, always points to address of memory from where the next instruction is to be fetched and executed. That's why this is a 16-bit register. The microprocessor uses this register to sequence the execution of instructions. When microprocessor executes one fetching instruction, the PC contents are automatically incremented by one point to the next memory location.

**Stack Pointer:** This is a 16-bit register used as a memory pointer to define the stack starting address. It points load to memory location in R/W memory called the stack. Stack is reserved portion of memory where register pair information can be stored or taken back under software control.

**Sol. (b)** Yes, the same address can be provided to I/O memory, because in 8085, there is one signal called IO/M which differentiates the address. If IO/M = 0, then the address on address bus is for memory device.

If  $IO/\bar{M} = 1$ , the address on address bus is for I/O provided, the same address is provided to I/O and memory.

**Prob.34 (a) What do you mean by Tri-state logic? Explain its necessity in microcomputer system.**

**(b) With help of suitable diagram and truth table explain the working of an 8 to 3 priority encoder.**

[Raj. Univ. 2007, 2002]

**Sol.(a)** Tri-state logic devices have three states : logic 1, logic 0 and high impedance. The term TRI-STATE is a trademark of national semiconductor and is used to represent three logic states. A tri-state logic device has a third line called enable, as shown in fig. When this line is activated, the tri-state device functions the same way as ordinary logic devices. When the third line is disabled,

		74LS148 Function Table							
		Input				Output			
		E <sub>1</sub>	E <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	G <sub>0</sub>	E <sub>o</sub>
		H	X	X	X	X	X	H	H
	0	1	2	3	4	5	6	7	A <sub>3</sub>
	1	L	H	H	H	H	H	L	A <sub>2</sub>
	2	L	X	X	X	X	X	L	A <sub>1</sub>
	3	L	X	X	X	X	X	L	A <sub>0</sub>
	4	L	X	X	X	X	X	L	G <sub>0</sub>
	5	L	X	X	X	X	X	L	E <sub>o</sub>
	6	L	X	X	X	X	X	L	
	7	L	X	X	X	X	X	L	
	8	L	X	X	X	X	X	L	
	9	L	X	X	X	X	X	L	
	10	L	X	X	X	X	X	L	
	11	L	X	X	X	X	X	L	
	12	L	X	X	X	X	X	L	
	13	L	X	X	X	X	X	L	
	14	L	X	X	X	X	X	L	
	15	L	X	X	X	X	X	L	

74LS148 Function Table									
		74LS148 Function Table							
		Input				Output			
E <sub>1</sub>	E <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	G <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
H	X	X	X	X	X	H	H	H	H
1	0	1	2	3	4	5	6	7	A <sub>3</sub>
2	1	L	H	H	H	H	L	L	A <sub>2</sub>
3	2	L	X	X	X	X	L	L	A <sub>1</sub>
4	3	L	X	X	X	X	L	L	A <sub>0</sub>
5	4	L	X	X	X	X	L	L	G <sub>0</sub>
6	5	L	X	X	X	X	L	L	E <sub>o</sub>
7	6	L	X	X	X	X	L	L	
8	7	L	X	X	X	X	L	L	
9	8	L	X	X	X	X	L	L	
10	9	L	X	X	X	X	L	L	
11	10	L	X	X	X	X	L	L	
12	11	L	X	X	X	X	L	L	
13	12	L	X	X	X	X	L	L	
14	13	L	X	X	X	X	L	L	
15	14	L	X	X	X	X	L	L	

74LS148 Function Table									
		74LS148 Function Table							
		Input				Output			
E <sub>1</sub>	E <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	G <sub>0</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
H	X	X	X	X	X	H	H	H	H
1	0	1	2	3	4	5	6	7	A <sub>3</sub>
2	1	L	H	H	H	H	L	L	A <sub>2</sub>
3	2	L	X	X	X	X	L	L	A <sub>1</sub>
4	3	L	X	X	X	X	L	L	A <sub>0</sub>
5	4	L	X	X	X	X	L	L	G <sub>0</sub>
6	5	L	X	X	X	X	L	L	E <sub>o</sub>
7	6	L	X	X	X	X	L	L	
8	7	L	X	X	X	X	L	L	
9	8	L	X	X	X	X	L	L	
10	9	L	X	X	X	X	L	L	
11	10	L	X	X	X	X	L	L	
12	11	L	X	X	X	X	L	L	
13	12	L	X	X	X	X	L	L	
14	13	L	X	X	X	X	L	L	
15	14	L	X	X	X	X	L	L	

Similarly, the output of this is decoded as active low, when input signal 7 is active, the output is 000 rather than 111.  
 000

Fig. 8.10 shows the logic symbol of the 74LS148, a 8 to 3 priority encoder. It has eight inputs and one active low enable signal. It has five output signals. Three active encoding lines and two are output-enable indicators. If all eight inputs by cascading these devices. When the encoder is enabled and two or more input signals are activated simultaneously, it ignores the low priority input and encodes the highest priority input.

## PREVIOUS YEARS QUESTIONS

### ADVANCED ASSEMBLY LANGUAGE PROGRAMMING

### 3

#### PART-A

#### Prob. 3 Differentiate vectored and non vectored interrupts

[R.T.U. 2016]

**Prob. 1 What are interrupts?**

[R.T.U. 2019]

**Sol. Difference between vectored and non vectored interrupts :**

S. No.	Vectored Interrupt	Non-vectored Interrupt
1.	Interrupts which are automatically transformed (or vectored) to specific locations on memory page 00H without any external hardware are called vectored interrupts.	Interrupts which are not automatically vectored to specific locations on memory page 00H are called non-vectored interrupts.
2.	Vectored interrupts do not require the INTA signal or an input port.	Non-vectored interrupts require external hardware to transfer it to a particular location.
3.	These interrupts and their call location are as follows:	Only INTR interrupt is non-vectored interrupt. INTA requires RSTN instruction for its working.

**Prob. 2 Differentiate between Synchronous and Asynchronous data transfer.**

[R.T.U. 2019]


**OR**

**What do you mean by synchronous and asynchronous data transfer?**

[R.T.U. 2010]

**Sol. In synchronous transmission, a receiver and a transmitter are synchronized. In this method, a block of characters is transmitted along with synchronization information. See fig. (a) such type of transmission is used for high speed data transfer (more than 20 k bits / second).**

**In asynchronous transmission, each character is transmitted with start and stop bits. Transmission begins with one start bit (low), followed by 8 bit code of the character and one or two stop bits (high) at the end. See fig. (b). The asynchronous transmission is used in low-speed data transfer (less than 20 k bits / second).**



**Prob. 4 Write an assembly language program to add a memory block of 10 bytes starting from 2000 H and store the sum in the memory at 200F H location. If carry generated, store the carry at 2010 H location.** [R.T.U. 2012]

**Sol. Label Mnemonics**

LXI H, 2000 H

MVI C, 0A H

XRAA

ADD M

Loop:

JC END

INX H

DCR C

JNZ Loop

STA 200 F H

JMP SKIP

MVI A, 01 H

STA 2010 H

HLT

Fig. (b): Asynchronous Transmission




**Sol. Stack : The stack is shared by the programmer and the  $\mu$ P, the programmer can retrieve and store the contents of a regular pair by POP and PUSH instructions.**

**Similar, the  $\mu$ P automatically stores the content of the program counters when a subroutine is called.**

**Prob.5 Find the address range of following memory device**



**Sol.**



**Prob.6 What do you mean by analog and digital data?**

[R.T.U.2010]

**Sol.** The real word deals with physical quantities, such as temperature, pressure etc. which are continuous. These physical quantities can be converted into electrical quantities such as voltage or current, known as analog data. But microprocessor based system deals with digital data (0, 1) which are discontinuous.



**Prob.7 What is Subroutine? Explain the use of stack in CALL and RETURN instructions.**

[R.T.U.2019]

**Sol.** Subroutine : Subroutine is a group of instructions written separately from the main program, to perform that functions which occurs repeatedly in the main program. While writing a program, certain operation may repeat several times. The program for these operations are written separately as small programs and are stored in the memory locations. These small program stored in the memory which are used frequently for repeated task in the main program, are called subroutines. The small programs to perform various functions like

**Prob.7 Tech. (IV Sem.) C.S. Soleted Paper**


**Prob.8 Explain, how subroutines are implemented and executed. Explain call by value and call by reference.**

The 8085 microprocessor has two instructions to address. This instruction will call subroutine specified by 16-bit memory address, wherever required, these subroutine are called from the specified memory locations and are used in the main program, the instruction RET in the main program, the second program, the instruction RI in the program. The instruction RET issued at the end of the subroutine. RET instruction shows that the operation specified by the subroutine is complete and the program will return to the main program.

When a subroutine is called using CALL instruction, the contents of program counter, which is the address of first instruction following the CALL instruction is stored on stack and the program execution is transferred from the memory to the subroutine address specified by CALL instruction. Whereas the RET instruction is executed attend of the subroutine, the program is transferred to the address stored on stack and it is returned to the main program.

The CALL instruction is used at the subroutine. The subroutine may be used several times in a program. The may be several subroutines (for different operations) used in a program. Subroutines are used to save memory location. Some important subroutine may be written in the ROM of the manufacture.

The subroutine operation is described below with help of example.



**Instruction of Subroutine :**

- (A) **Opcode Opernd** Call 16 bit memory. This is a 1 byte instruction that transfers the address of a program sequence to subroutine address. \* Saves the content of program counter on stack.

Subroutines are a powerful programming tool, and the syntax of many programming languages includes support for writing and using them. Judicious use of subroutines (for example, through the structured programming approach) will often substantially reduce the cost of developing and maintaining a large program, while increasing its quality and reliability. Subroutines, often collected into libraries. The discipline of object-oriented programming is based on objects and methods (which are subroutines attached to these objects or object classes).

The content of a subroutine is its body, which is the piece of program code that is executed when the subroutine is called or invoked.

**Subroutine Execution :** A subroutine may be written so that it expects to obtain one or more data values from the calling program (to replace its parameters or formal arguments). The calling program provides actual values for these parameters, called arguments. Different programming languages may use different conventions for passing arguments:

Convention	Description	Common use
Call by .. value	Argument is evaluated and copy of value is passed to subroutine	Default in most Algol-like languages after Algol 60, such as Pascal, Delphi, Simula, CPL, PL/M, Modula, Oberon, Ada, and many others, C, C++, Java (References to objects and arrays are also passed by value)
Call by .. reference	Reference to argument, typically its address is passed	Selectable in most Algol-like languages after Algol 60, such as Algol 68, Pascal, Delphi, Simula, CPL, PL/M, Modula, Oberon, Ada, and many others.

**Prob.9 What is the use of "Stack"? Illustrate the PUSH and POP operations with help of suitable example.**

[R.T.U.2013]

**Explain use of stack during interrupt processing.**

[R.T.U.2017]

**Explain the Stack with examples.**

[R.T.U.2012]

M1.52

**Sol. Stack :** "The stack is a group of memory location in R/W memory that is used for temporary storage of binary information during the execution of program".

The stack can be defined as a set of memory locations in the R/W memory, specified by a programmer, in the main program. This set of memory location can be used to store the data temporarily during the execution of a program. Sometimes, it becomes necessary during the execution of program to store the contents of certain registers because these registers are required to store data for some other operations. After completing these operations, those contents of registers, which were saved in the memory, are transferred back to these registers by POP instructions. Memory locations for this purpose are specified by a programmer in the beginning of a program. These memory locations are called the stack top. A special 16-bit register called the stack pointer register (SP) holds the address of the stack top.

The stack operation can be described in the following way :

- In the beginning, the stack pointer (SP) is loaded by 16-bit memory address using the instruction LXI SP, 16-bit address. This instruction will load the 16-bit memory address in the stack pointer register of the microprocessor. Once the stack location is defined, the storing of data begins at the memory location that is one less than the address in the stack pointer register. For example, the instruction LXI SP,3099H will load memory address 3099 in the stack pointer register. Now the storing of data begins at memory location 3098 and continues in the decreasing memory address like 3097, 3096 and so on.
- Now the data bytes in the register pairs can be stored on the stack. The instruction for example PUSH B will copy the contents of register pair BC on the stack, the contents of B register are copied in the memory location 3098 and contents of C register are copied in the memory location 3097. After this Push B instruction, the stack pointer register is also decremented by 2 i.e. it contains the address 3097.
- The register pair BC now can be used to store any other data in subsequent step of a program. When this operation is finished, the contents of register pair BC which were stored on the stack can be transferred back to this register pair by using the instruction POP B. This instruction

B.Tech. (IV Sem.) C.S. Solved Paper

will copy the contents of top of the stack memory location 3097 in the register C and 3098 in the register B and stack pointer register again contains the address 30 (incremented by two).

Example :


The following example also explains the stack operation. Consider the contents of register B are 75 and contents of register C are 3B. The stack is initialized with instruction LXI SP, 2699.

Now the instruction PUSH B will copy the contents of register B in the memory location 2697. After this PUSH B instruction, the stack pointer register is decremented by now, it contains the memory address 2697 as shown in fig.

After Push B instruction, the stack pointer regi:

contains the memory address 2697. The contents of B register and C register are not destroyed, as these registers can be used to store any other data.

Now the instruction POP B will transfer the contents of 2697 to register 3B and contents of 2698 to register E as shown in fig.



After the POP B instruction, the stack pointer register contains the memory address 2699.

Prob. 10 Explain the addressing modes for 8085 microprocessor by giving examples of each.

I.R.T.U.2c

**OR**

I.R.T.U.2d

Explain addressing modes of 8085.

**Sol.** There are several different addressing modes for 8085 microprocessor. Some of them are given below:

- Immediate Addressing Mode :** Inherent/Implicit Addressing Mode : It is essentially not belongs to the 0-Address class. It is used to refer other data in subsequent step of a program. When this addressing mode is used to refer to the memory location pointed by the register to the accumulator.

Microprocessor and Interfaces

and that operand is implicitly used from the accumulator or register. Like in case of NOT instruction, the operand is fetched from the accumulator and the result (the complement) is also stored in the same register. HALT is an instruction which doesn't require any operand and hence it uses Inherent Addressing Mode.

- Immediate Addressing Mode: In this addressing mode, the operand itself is provided along with the opcode of the instruction. There is no memory address required for the operand to be fetched. It is commonly used to store constant in a register. Like storing the value of R (R16) in the register B. It can also be used in a loop. We can initialize the register with the value for which we want to use the loop. For example: MVI B,40H (40H is copied into the register B).

- Direct/Absolute Addressing Mode: We provide the addresses of the operands along with the opcode for the instruction. The size of the address can be different depending on what type of address we are referring, like I/O address is of one byte whereas memory address is 2 bytes or 16 bits. This address will point to the memory location where the operand is stored. It is the most natural and simple way for providing operands for the instruction and takes three machine cycles to read the address (which can be 2 bytes) and fetch the operand. For example - LDA 3000H (The content at the location 3000H is copied to the register A).

- Register Addressing Mode: The operands are stored in the registers. Therefore, we only need to provide the address of the register along with the opcode of the instruction. This results in a shorter instruction which takes less time to read. The operand fetch is also fast as we just have to look into the corresponding register and not fetch it from slow main memory. For example - MOV A, C (the content of C is copied into the register A).

- Register Indirect Addressing Mode: In this addressing mode, we provide along with the instruction opcode, an address is stored in a register pair (memory address 16 bits) which points to memory location that stores the address of the operand. In this case, the effective address is essentially the content of the memory location in the register provided with the opcode. This is slower in comparison to direct mode of addressing as it involves reading from a register along with a memory fetch. But it is a very flexible way of providing the address as we don't have to change the program or the instruction to get a different operand as we can just change the address stored in the register provided as part of the instruction. For example - MOV A, M (data is transferred from the memory location pointed by the register to the accumulator).

M1.53

Prob. 11 (a) Compute the time delay introduced by following routine:

**Loop :**

MVI A, 0AH  
NOP  
MOV B, A  
DCRA  
JNC Loop:  
RET  
10

**Assume :** Clock frequency of Microprocessor is 3 MHz

**(b)** Write an assembly program to implement 16 bit counter.

**(c)** Differentiate maskable and Nonmaskable interrupts of 8085.

**Sol.(a) Given :**  
Value of  $f = 3 \text{ MHz} = 1/3 \times 10^6$   
Time Delay  $\Rightarrow 40/(3 \times 10^6)$   
**T-States of MVI = 7T**  
**In Loop**  
Total T-States =  $26T \times 10$   
T-States of RET=10T  
Therefore  
Time Delay =  $10T + 7T + (26T \times 10)$   
Value of  $T = 1/3 \times 10^{-6}$   
Time Delay  $\Rightarrow 40/(3 \times 10^6)$

**Sol.(b) 16 bit assembly program to convert a number to string instead of also note that you'll have to \$-terminate the string instead of \$UL-terminated.**

[forg.0x10] ; DOS .COM files are loaded at [bits 16] ; And are 16-bits start: ; The current count mov ax, 0 printloop: ; Save current number push ax ; Some function to convert a number in ax and return a '\$'... call myconvertfunc

mov ah, 0x09 ; Point dx to newline string int 0x21 ; Print \$-terminated string in dx

mov dh, 0x09 ; Restore current number inc ax ; Next number cmp ax, 50000 ; Compare number to the maximum

jmp ah, 0x09 ; Notice branching based on unsigned comparison is needed

int 0x21 ; Return 0. AH=4Ch AL=Return

newline: db 13, 10, '\$' ; String containing "vtns"

M1.54

**Sol.(c) Difference between Maskable and Non-Maskable Interrupts :**

S. No.	Maskable Interrupt	Non-Maskable Interrupt
1.	It can be masked off or made pending.	If it cannot be masked off or made pending.
2.	This interrupt does not disable non-maskable interrupts.	This interrupt disables all maskable interrupts.
3.	It is used to interface peripherals.	It is used for emergency purpose like power failure, smoke detector etc.
4.	Lower priority	Higher priority.
5.	Vectored or non-vectored	Vectored.
6.	Response time is high.	Response time is low.

**Prob.12(a) Write a program to transfer a block of 10 data elements from memory location 5000H to 6000H.**

IR.T.U.2015

(i) **CMA**  
(ii) **CMP**  
(iii) **LDAV**  
(iv) **LXI**  
(v) **XCHG**  
(vi) **IN**

**Sol. (a)** The 8085 program to transfer a block of 10 data elements from memory location 5000H to 6000H is given below:

```

LXI D, 5000H      ; "Load destination address in DE pair"
MOV C, 0aH        ; "Store the count in register C"
MOV M,D          ; "Load H-L pair with the memory address 4000H"
LOOP: INX H        ; "Increment memory address pointer"
    MOV A,M        ; "Copy element to Accumulator"
    STAX D          ; "Store the element to the address in the DE pair"
    JNZ LOOP        ; "Loop until zero"
    
```

**Sol. (b)** **CMA : Use : CMA**  
Also known as Complement accumulator. In this instruction, the contents of accumulator register are complemented. There are no changes in any of the flags. It

B.Tech. (IV Sem) C.S. Selected Papers

**Microprocessor and Interfaces**

Prob.15 Explain the R/M and SIM instruction briefly. [R.T.U.2013]

[R.T.U.2014]

OR

[R.T.U.2006]

Explain the format of SIM.

Explain the instructions SIM and R/M and illustrate how to use them for 8085 interrupts.

requires no operands and only has opcode in its machine code. As it only contains the opcode, it only takes one byte of memory.

(i) **CMP** : Use : CMP B or CMP M.

It compares the contents of a register or a memory location with that of the accumulator. The contents of both the registers or memory and the accumulator are preserved during this instruction. No alterations in the value of the register or the accumulator. The results of the comparison shown as setting different flags:

- if  $(A) < (\text{reg}/\text{mem})$ , carry flag is set,  $s = 1$  if  $(A) = (\text{reg}/\text{mem})$ , zero flag is set,  $s = 0$
- if  $(A) > (\text{reg}/\text{mem})$ , carry and zero flags are reset,  $s = 1$
- if  $(A) = (\text{reg}/\text{mem})$ , carry and zero flags are reset,  $s = 1$

(iii) **LDAV** Use : LDAX B or LDAX D (reg, pair) Also known as Load accumulator indirect. This is used to load the contents into the accumulator using the indirect addressing mode. The memory location pointed by the register pair stores the address of the address to another memory location. This instruction copies the contents from that memory location into the accumulator. The contents of neither the register pair nor the memory location pointed by them are altered.

(iv) **LXI** Use : LXI <Reg-Pair>, 16 bit data (immediate) This instruction loads the 16 bit data provided (immediate) into the register pair designated in the operand Example - LXI B, 4052.

(v) **XCHG** Use : XCHG

In this instruction, the contents of register pair H and D are interchanged with that of register pair D and E, i.e., the contents of register D and the contents of register E are exchanged with the contents of register E.

(vi) **IN** : Use : IN 8 bit port address Using this instruction, one can load the contents in the input port designated in the operand into the accumulator Example - IN 82.

**Prob.13 Write a program to sort the 10 data elements in descending order assume that the data stored at 400H to 500H.** [R.T.U.2014]

**Sol. (a)** The 8085 program for sorting 10 data elements stored at memory address 400H is given below:

```

MOV B, 0aH      ; "Initialize counter 1 to 10"
REPEAT: MOV C, 0aH ; "Initialize counter 2 to 10"
        LDX H, 4000H ; "Load H-L pair with the memory address 4000H"
        BACK: MOV A,M ; "Move the number from memory to register A"
        INX H          ; "Increment the memory pointer"
        
```

**Sol. (b)** **CMA : Use : CMA**  
Also known as Complement accumulator. In this instruction, the contents of accumulator register are complemented. There are no changes in any of the flags. It

**Sol. (a)** Difference between vectored and non vectored interrupts : Refer to Prob.3.

Example : A vectored interrupt, on calling, the program control is automatically vectored (transferred) to specific addresses in memory. For a non-vectored interrupt, the program control location is decided by external hardware, for example, for the 8085, TRAP, RST 7.5, RST 6.5 and RST 5.5 are vectored interrupts for which the call locations are 0024H, 003CH, 0034H and 002CH respectively. INTN is a non vectored interrupt.

Sol. (b) The 8259 is a programmable interrupt controller used for the 8085 and 8086. It is a 28-pin IC. The pins  $A_0$  and  $D_7-D_0$  together make a 9-bit control word :-

$A_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
-------	-------	-------	-------	-------	-------	-------	-------	-------

There are 7 Control words. The 4 control words (ICW1, ICW2, ICW3 and ICW4) are initialisation Control Words, used for the initialisation sequence of the 8259. The remaining 3 control words OCW1, OCW2 and OCW3 are operational control words. During initialisation, the ICW specify the ISR address, whether edge triggered or level triggered mode is used, whether ISRs are 4 or 8 bytes apart, whether the 8259 is master or slave mode etc.

The OCWs specify interrupt masks, end of interrupt signal, rotation of priorities mode etc.

**Sol. (a)** The 8085 program for sorting 10 data elements stored at memory address 400H is given below:

```

MOV B, 0aH      ; "Initialize counter 1 to 10"
REPEAT: MOV C, 0aH ; "Initialize counter 2 to 10"
        LDX H, 4000H ; "Load H-L pair with the memory address 4000H"
        BACK: MOV A,M ; "Move the number from memory to register A"
        INX H          ; "Increment the memory pointer"
        
```

**Sol. (b)** The 8259 is a programmable interrupt controller used for the 8085 and 8086. It is a 28-pin IC. The pins  $A_0$  and  $D_7-D_0$  together make a 9-bit control word :-

$A_0$	$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
-------	-------	-------	-------	-------	-------	-------	-------	-------

There are 7 Control words. The 4 control words (ICW1, ICW2, ICW3 and ICW4) are initialisation Control Words, used for the initialisation sequence of the 8259. The remaining 3 control words OCW1, OCW2 and OCW3 are operational control words. During initialisation, the ICW specify the ISR address, whether edge triggered or level triggered mode is used, whether ISRs are 4 or 8 bytes apart, whether the 8259 is master or slave mode etc.

The OCWs specify interrupt masks, end of interrupt signal, rotation of priorities mode etc.

M1.55


[R.T.U.2013]

[R.T.U.2014]

OR

[R.T.U.2006]

Explain the instructions SIM and R/M and illustrate how to use them for 8085 interrupts.



**SOD – Serial output data :** Bit  $D_7$  of accumulator is latched into SOD output time and made available to a serial peripheral if bit  $D_6 = 1$ .

**SDE – Serial data enable :** If this bit is 1 it enables serial output to implement serial output bit need to be enabled.

**XXX – Don't care (None)**

**MSE – Mask set enable :** If this bit is high it enables function of bit  $D_2$ ,  $D_1$  and  $D_0$ . This is master control over all interrupt masking bits.

If this bit is low, bit  $D_2$ ,  $D_1$  and  $D_0$  do not have any effect on masks.

**M7.5**       $D_2 = 0$       RST 7.5      is enhanced  
**M7.5**       $D_2 = 1$       RST 7.5      is disabled/masked


**M6.5**       $D_1 = 0$       RST 6.5      is enabled  
**M6.5**       $D_1 = 1$       RST 6.5      is masked

**M5.5**       $D_0 = 0$       RST 5.5      is enabled  
**M5.5**       $D_0 = 1$       RST 5.5      is masked

**MI.56**
**RIM : Read interrupt Mask**

This instruction is used to read/check the status of interrupt 7.5, 6.5 and 5.5 and read to serial input bit. The instruction loads eight bits in accumulator with following interpretation:

Opcode operand bytes m cycles T-states  
RIM None 1 1 1 1 1 1 1 1 4


**Fig.**
**Fig. 16**

Interrupt pending if bit = 1

Serial Ip data bit

Use of RIM & SIM for 8085 Interrupts

**SIM :** We want to enable interrupt RST 5.5 and mask other interrupts we can use SIM instructions as follows:

MVI A, OE : This will set D<sub>3</sub> i.e. RST 5.5 at D<sub>0</sub> = 0

SIM : Enable RST 5.5.

In this instruction set, accumulator is loaded with OEH.



After execution of SIM, RST 5.5 is enabled and other

interrupts are disabled/masked.


**RIM :** If we want to check the status of interrupt either they are enable/disable or pending. This instruction will be best way to do this.

Following instruction interpretation of accumulator as:

Opcode operand bytes m cycles  
RIM None 1 1 1 1 1 1 1 1 4

After execution of above instruction, accumulator contained

49H that means: D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub>, D<sub>9</sub>, D<sub>8</sub>



RST 7.5 is pending .

→ Interrupt enable flip flop is set

**Prob.16 Explain the implementations of stack in 8085 microprocessor programming.** [R.T.U. 2014]

**B.Tech, IT Sem J.C.S. Solved Papers**
**Microprocessor and Interfaces**
**MI.57**
**Sol.1. Memory Interfacing with foldback address**
**Address Decoding Table**


Op no.	Binary address	Hexadecimal address
1	A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> A <sub>12</sub> A <sub>11</sub> A <sub>10</sub> A <sub>9</sub> A <sub>8</sub> A <sub>7</sub> A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	From A000H To FFFFH
2	1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	To FFFFH
3	1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	To FFFFH
4	1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	From A000H to FFFFH

Sol. The stack is a group of memory locations in the R/W memory that is used for temporary storage during the execution of a program, e.g., while calling sub routines. The stack is a LIFO (Last In First Out) structure. The starting location of the stack is defined by loading a 16 bit address into the stack pointer (SP) points to the top of the stack.


**Fig.**
**Fig.**


Stack (LIFO)

Structure


**Fig.**

Interfacing without foldback address

O<sub>R</sub>


**Fig.**

Interfacing with foldback address

O<sub>R</sub>


**Draw the timing diagram for the instruction SHLD**

**BABA.H. Show of the status of the various signals**

**A<sub>8</sub> - A<sub>15</sub>, A<sub>D</sub>, A<sub>D</sub>, A<sub>L</sub>, E, R, D, I, O | M, S, W, R**

**[R.T.U. 2011]**

Sol. Fig. gives the timing diagram of SHLD address instruction. This instruction stores the contents of L register in the memory location given within the instruction and contents of H register at address next to it. It requires the following five machine cycles.


**Fig.**


Interfacing with foldback address

**2. Memory interfacing without foldback address:**

**Address Decoding Table**

Op no.	Binary address	Hexadecimal address
1	A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> A <sub>12</sub> A <sub>11</sub> A <sub>10</sub> A <sub>9</sub> A <sub>8</sub> A <sub>7</sub> A <sub>6</sub> A <sub>5</sub> A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>	From A000H To FFFFH
2	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	To FFFFH
3	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	To FFFFH
4	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	From A000H to FFFFH

Here, in this problem, as shown in the address decoding table the address line A<sub>11</sub> is also decoded by using an extra NAND gate for the 2K ROM chip. Now this chip is selected by A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub> and A<sub>12</sub> and also by address line. This ROM chip now will be selected only when A<sub>15</sub> = 1, A<sub>14</sub> = 0, A<sub>13</sub> = 1, A<sub>12</sub> = 0 and A<sub>11</sub> = 0. Once the basis of the line this ROM chip will have two address spaces A000H to A7FFH.


**Fig.**

Interfacing without foldback address

**Prob.17 Interface two chips of 4K byte RAM and one chip of 2K byte ROM to MP 8085, by absolute decoding using 74 LS 138 decoder. Give the memory map starting at address 8000H for EPROM.** [R.T.U. 2011]

1. **Private fetch** : Program counter places address on low order and high order address bus. Microprocessor reads the opcode of SHLD from this memory location and decodes it. Program counter is incremented by one.
2. **Memory read** : Program counter gives address on low order and high order address bus. Microprocessor reads data from the addressed memory location. This data is the low order byte of the address specified within the instruction. Program counter is incremented by one.

3. **Memory read** : Program counter gives address on low order and high order address bus. Microprocessor reads the high order byte of the address specified within the instruction.

4. **Memory write** : The data read in the previous two memory read cycle is placed on the address bus. Microprocessor writes the contents of L register at this memory address. This memory address is incremented by one.

5. **Memory write** : Now the incremented address is present on the address bus. Microprocessor writes the contents of H register at this memory address.

## PART-C

**Prob. 19 Explain the operational difference between following pair of instructions :**

- (a) SPHL and XTHL  
(b) LHLD and SHLD Addr  
(c) XRA A and MT A, OOH  
(d) DAD RP and DAA  
(e) INR A and ADJ101 H

[R.T.U. 2019]

- Sol. (a) **SPHL**: This instruction copies H and L register to the stack pointer. The instruction loads the contents of the H and L registers into the stack pointer register, the contents of the H register provide the high-order address and the contents of the L register provide the low-order address. The contents of the H and L registers are not altered.
- XTHL**: This instruction exchanges H and L with top of stack. The contents of the L register are exchanged with the stack location pointed out by the contents of the stack-pointer register. The contents of the H register are exchanged with the next stack location (SP+1); however, the contents of the stack pointer register are not altered.

- LHLD stands for load H and L registers direct.
  - This instruction copies the contents of the memory location pointed by the 16-bit address in register L and copies the contents of the next memory location in register H. The contents of source memory locations are not altered.
- Flags:** The execution of LHLD instruction can not affect the flags.

- "SHLD" Instruction
- SHLD stands for store H and L registers direct.

- The contents of register L are stored in the memory location specified by the 16-bit address in the operand and the contents of H registers are stored in the next memory location by incrementing the operand.
- Remember, the contents of the HL pair register are not altered.

- This is also a 3-byte instruction. The second byte specifies the low-order address and the third byte specifies the high-order address.
- Flags: No flags are affected.

- (c) XRA A : The XRA A instruction is used to clear the contents of the Accumulator and store the value 00H.
- MVI A : Move immediate data to A accumulator.
- OOH : High byte of index address.

- (d) DAD RP : DAD is a mnemonic, which stands for Double ADD and also RP stands for any one of the following register pairs as mentioned below:
- RP = BC, DE, or HL
- As RP can have any of the three values, there are three opcodes for this type of instruction. It occupies only 1-byte in memory.

- D.AA : The DAA (Decimal Adjust after Addition) instruction allows addition of numbers represented in 8-bit packed BCD code. It is used immediately after normal addition instruction operating on BCD codes. This instruction assumes the AL register as the source and the destination of the H and L registers are not altered.
- The effect of DAS (Decimal Adjust after Subtraction) instruction is similar to that of DAA, except that it is used after a subtraction instruction.
- (e) INR A, INR A (the content of register A(Accumulator) is incremented by 1. The contents of the designated register

- of memory) are incremented by 1 and the result is stored in the same place. If the operand is a memory location, its location is specified by the contents of the HL registers.
- ADJ101H : The 2 bytes data OHH is added to the content of the accumulator and result is placed in the accumulator.

- (1) TRAP (RST 4.5)  
4.5  $\times$  8 = 36 Convert into Hexadecimal
- (2) RST 7.5  
7.5  $\times$  8 = 60 Convert into Hexadecimal
- (3) RST 6.5  
6.5  $\times$  8 = (0034)<sub>16</sub>
- (4) RST 5.5  $\times$  8 = 44 Convert into Hexadecimal

- RST 5.5 = (002C)<sub>16</sub>
- For all the four vectored interrupts 00 is called the page number
- Page number  $\rightarrow$  00 24<sub>16</sub>  $\rightarrow$  Line number
- Page number  $\rightarrow$  00 34<sub>16</sub>  $\rightarrow$  Line number
- Page number  $\rightarrow$  00 3C<sub>16</sub>  $\rightarrow$  Line number
- All these vectored interrupts do not require any external hardware since their locations can be determined.

- Non-Vectored Interrupt
- Microprocessor 8085 consists of one non vectored interrupt which is called INTR. Since it is a non vectored interrupt no external hardware is required to generate the interrupt code.

- 8085 Hardware Interrupts: The 8085 microprocessor has 5 hardware interrupts as given in table.
- | Interrupt | Vector address in Hex |
|-----------|-----------------------|
| TRAP      | 0024                  |
| RST 5.5   | 002C                  |
| RST 6.5   | 0034                  |
| RST 7.5   | 003C                  |
| INTR      |                       |

- This interrupt can not be disabled and therefore, need not to be enabled. TRAP is a non-maskable interrupt. It has the highest priority among all the interrupt signals. It is level and edge sensitive to the interrupt signal. It is a vectored interrupt that when this interrupt is triggered, the program execution is transferred to a predefined call location, 0024H. Unlike INTR, the TRAP does not require external hardware.

- Vectored Interrupt
- Those interrupts whose vector locations can be identified are called vectored interrupts. microprocessor

- 8085 consists of four vectored interrupts which are:
- (1) TRAP (RST 4.5)
  - (2) RST 7.5
  - (3) RST 6.5
  - (4) RST 5.5

- This interrupt can not be disabled and therefore, need not to be enabled. TRAP is a non-maskable interrupt. It has the highest priority among all the interrupt signals. It is level and edge sensitive to the interrupt signal. It is a vectored interrupt that when this interrupt is triggered, the program execution is transferred to a predefined call location, 0024H. Unlike INTR, the TRAP does not require external hardware.
- The four interrupts TRAP, RST 5.5, RST 6.5 and RST 7.5 are directly vectored to the address specified in the interrupt vector table. These interrupts are also called RST hardware interrupts. The fifth interrupt, INTR (interrupt request), has no specified vector address. When INTR interrupt is activated, the microprocessor issues an interrupt acknowledge signal INTA. The features and operation of hardware interrupts are explained below:

- (i) Interrupt TRAP :** The interrupt TRAP has the highest priority. It is non maskable interrupt and need not be enabled. It can not be disabled. It is level and edge sensitive. In this interrupt, the interrupt service routine starts at vector location address 0024H. It is used in a situation such as power failure and emergency shut off. The operation of the interrupt TRAP is as follows:
- The peripheral device sends an interrupt request signal to the TRAP input of the microprocessor.
- (ii)** The signal sets TRAP flip-flop and activates TRAP request. The microprocessor samples the TRAP request at the end of the current instruction cycle, when it finds the TRAP request high, it completes the current instruction cycle.
- (iii)** The microprocessor executes the TRAP instruction internally. It also activates internal TRAP acknowledge signal to reset the TRAP flip flop. It also activates any interrupt acknowledge signal to reset INTE flip-flop so that all maskable interrupts are disabled.
- (iv)** The microprocessor saves the contents of the program counter on the stack. It then transfer the control to the TRAP interrupt service routine 0024H.
- 2. Interrupt RST 7.5 :** RST 7.5 interrupt has the second highest priority. It is maskable and positive edge triggered interrupt. The RST 7.5 interrupt request is stored internally by D flip-flop. The flip-flop is reset by either RST 7.5 bit of SIM, RESET IN signal or internal RST 7.5 acknowledge signal. Vector location address of interrupt RST 7.5 is 003C.
- The operation of this interrupt is as follows:
- (i)** The peripheral devices sends an interrupt request signal to the RST 7.5 pin on the microprocessor.
- (ii)** This signal set RST 7.5 flip and activates internal RST 7.5 signal.
- (iii)** The microprocessor samples the RST 7.5 request at the end of the current machine cycle. When it finds this request high, it completes the current instruction cycle.
- (iv)** The microprocessor executes the RST 7.5 instruction to generate string address of the interrupt service routine. The microprocessor saves the contents of the program counter on the stack.
- (v)** The microprocessor transfers the control to the RST 7.5 address which is 003C H.
- (vi)** Interrupt RST 6.5 and RST 5.5 : These are maskable interrupts. These interrupts has the lower priority than TRAPs. These interrupts are level sensitive. They can be enabled by SIM instructions. Vector address for RST 6.5 is 0034 H and RST 5.5 is 002CH. The operation of these interrupts is as follows:
- (i)** The peripheral device sends an interrupt request signal to the RST 6.5 or RST 5.5 pin of the microprocessor.

- (ii)** This signal enables the AND gate and activate the RST 6.5 or RST 5.5 request.
- (iii)** The microprocessor samples the request at the end of current instruction cycle. When it finds the request high, it completes the current instruction cycles.
- (iv)** The microprocessor executes the RST 6.5 or RST 5.5 instruction internally. It also activates any interrupt acknowledge signal to reset the INTE flip-flop so that all maskable interrupts are disabled.
- (v)** The microprocessor saves the contents of the program counter on the stack.
- (vi)** The microprocessor transfer its control to the RST 5.5 with vector address 002CH or RST 6.5 with vector address 0034 H.
- 4. Interrupt INTR :** INTR interrupt is maskable and it has lowest priority. During the execution of each instruction, the microprocessor checks INTR. If it is high, then the microprocessor completes its current operation and sends an interrupt acknowledge signal INTR<sub>ACK</sub> active low. The operation of the interrupt INTR is as follows:
- (i)** These peripheral devices send an interrupt request signal to the INTR pin of the microprocessor.
- (ii)** This signal enables AND gate and activates internal INTR request.
- (iii)** In response to INTR request, the microprocessor complete current instruction cycle and executes interrupt acknowledge cycles for RST instruction or CALL instruction.
- (iv)** During the interrupt acknowledge cycle, the microprocessor activates an interrupt acknowledge signal to reset INTE flip-flop. During this cycle, microprocessor reads either RSTn or CALL instruction from the interrupting device.
- (v)** The microprocessor saves the contents of program counter on the stack.
- (vi)** The microprocessor transfers its control to the appropriate interrupt service routine (ISR).

### Software Interrupt

When the normal operation of microprocessor is interrupted by some special instructions they are called software interrupts. There are 8 RSTn instructions which are used as software instruction for microprocessor 8085.

The RSTn can be used in the program to find out or

debug some type of errors by the break point technique.

method. All the RSTn instructions are 1 byte call instructions given by:

Instruction	Hex Code	Vector location
RST0	C7	0000H
RST1	CF	0008H
RST2	D7	0010H
RST3	DF	0018H
RST4	E7	0020H
RST5	EF	0028H
RST6	F7	0030H
RST7	FF	0038H

Table 1: Software Interrupts

- 1. Software interrupts :** The instruction set of 8085 includes eight RST (Restart) instructions referred to as software interrupts. These are one-byte instructions. Each of these instructions allows the transfer of the program execution to a specific location on page 00H. Therefore RST<sub>n</sub> instructions act like a vector that points towards different memory locations. Table 1 shows the list of different RST<sub>n</sub> instructions.

- (a) Software interrupts**
- (b) Hardware interrupts**
- RESTART instructions like RST0, RST1 and RST5. The RST0 instruction service routine is stored in locations between 0000H and 0007H. When this instruction is given the Program Counter (PC) points to the memory location 0000H and its current address is loaded into the stack pointer. After the service routine is executed the PC returns back to the address of the next memory location by popping back the address from the stack pointer. Similarly RST1 service routine is stored in memory location 0008H to 000FH. In the same way when RST5 is inserted in the program it transfers the control to memory location 0028H. It is a break point service routine.

- All RST<sub>n</sub> instructions of 8085 are used as software instructions which when inserted, the programs executes up to that address. These RST<sub>n</sub> instructions can also be used for debugging the program.
- Sol.(b) **RST instructions of 8085 :** An interrupt can be defined as any signal to the μP that alters the normal sequence of execution of a program. The interrupt can be introduced in the μP through an instruction written in the program or it can even be initiated by external device. Whenever μP receives any interrupt, its control gets shifted to some other location in order to execute a set of instructions called service routine which is written at that location. The μP resumes its operation after completing the service routine. The interrupt process in 8085 is controlled by the interrupt enable flip-flop, which is internal to the processor and can be set or reset by using software instructions. There exist two types of interrupts:

- (a) Software interrupts**
- (b) Hardware interrupts**
- Related Data Instruction : Some data instruction to represent mask or unmask interrupt:
- Trap :** It is non maskable edge and level triggered interrupt. TRAP has the highest priority and vectors interrupt. Edge and level triggered means that the TRAP must go high and remain high until it is acknowledged. In case of sudden power failure, it executes a ISR and send the data from main memory to backup memory.

- As we know that TRAP can not be masked but it can be delayed using HOLD signal. This interrupt transfers the microprocessor's control to location 0024H.
- RST 5.5 :** It has the second highest priority. It is maskable and edge level triggered interrupt. The vector address of this interrupt is 003CH. Edge sensitive means input goes high and no need to maintain high state until it is recognized.

- RST 6.5 and RST 7.5 :** These are level triggered and maskable interrupts. When RST6.5 pin is at logic 1, INTE flip-flop is set. RST6.5 has third highest priority and RST 5.5 has fourth highest priority.
- INTR :** It is level triggered and maskable interrupt. The following sequence of events occurs when INTR signal goes high:

1. The 8085 checks the status of INTR signal during

- execution of each instruction.
2. If INTR signal is high, then 8085 complete its current instruction and sends active low interrupt acknowledge signal, if the interrupt is enabled.
3. On receiving the instruction, the 8085 save the address of next instruction on stack and execute received instruction.

M.I.68

**Example**

```
CompeL MACRO      Address
LXI    H
MOV   A, M
CMA
ENDM
```

In this above example CompeL is name of macro. Macro is written in beginning of the definition as shown in example and address is parameter. ENDM is used to end of the macro if we write compel 2500 H in assembly language program, assembler will replace this macro by following sequence of instruction in program.

LXI H, 2500 H  
MOV CMA

This sequence of instruction will take the complement of the contents of memory location 2500 H.

**Example**

```
Shift MACRO
ADD A
END M
```

Shift is name of macro. If shift is written program, the assembler will replace it by ADD A. This instruction adds the contents of accumulator to itself. This addition result in logical shifting of contents of accumulation left by one bit.

**B.Tech (IV Sem) C.S. Solved Paper**

Once a sequence of instruction is written and much name is assigned to it, the macro name can be frequent used in program. Its name in program is easier to read and understand. Macro and subroutine are similar.

A subroutine requires CALL and RETURN instruction whereas macro do not. Macro execute faster than subroutine for larger ones, preferably for 10 instructions and more.

**Subroutine : Refer to Prob. 7.**

S.No.	Subroutine	Macro
1.	Can be called by using CALL instruction.	Can be called by writing only the name of the Macro in the program as an instruction.
2.	Subroutine physically exist in the memory.	Macros exist only until your code is compiled, after compilation all Macros are replaced with real Instructions. If you declared a Macro and never used it in your code compiler will simply ignore it.
3.	Program execution is transferred to the memory location specified in the CALL instruction.	Macro name in the program is replaced by instruction used in Macro definition when compiled.
4.	It is a feature available in any assembler.	It is a feature available in any assembler.

□□□

## 8085 MICROPROCESSOR INTERFACING

4

### CHAPTER IN A NUTSHELL

- 8255A Programmable Peripheral Interface
  - 8255A, also known as PPI is widely used, programmable, parallel I/O device. It is an important general purpose I/O device that can be used with almost any microprocessor. It can be programmed to transfer data under various conditions, from simple I/O to interrupt I/O. It is economical and flexible, and can be used when multiple I/O ports are required.
- 8254 Programmable Interval Timer
  - 8254 contains three identical 16-bit down counters that can operate independently in any one of the six modes. A 16-bit count is loaded in register and control word is loaded in the control word register. Count is decremented until it reaches zero. When count is terminated, a pulse is generated that can be used to interrupt the microprocessor. Counter can operate in either binary- or BCD mode. Status read-back command which helps in reading count by microprocessor while the counter is decrementing.
- 8254 is an upgraded version of 8253, and both of these are pin-compatible.
- I/O Interfacing
  - I/O devices (peripherals) like keyboard, switches, converters, CRT, printers, LEDs etc. are communicated with microprocessor using interfacing methods. In the 8085 microprocessor based system, I/O devices can be interfaced using both techniques : memory-mapped I/O and peripheral-mapped I/O. The process of data transfer is identical in both.

### PREVIOUS YEARS QUESTIONS

**PART-A**

**Prob. 1. What is the need of DMA in microprocessor?**

[R.T.U. 2019, 10]

the request of the I/O device. For DMA data transfer, the I/O device must have its own registers to store by the count and memory address. It must also be able to generate control signal required for DMA data transfer.

**Prob. 2. Write a control word of 8255 in IO mode 0, for port A and port B is input and port C is output port.**

[R.T.U. 2016]

**Sol. DMA :** The bulk data transfer from fast I/O devices through the memory or from the memory to I/O devices through the accumulator, is a time consuming process. For such a situation, the direct memory access (DMA) technique is preferred. In DMA data transfer scheme, data are directly transferred from I/O devices to RAM or from RAM to I/O devices. For DMA data transfer, the data and address buses come under the control of the peripheral device which wants DMA transfer. The microprocessor has to retain the control of the address and data buses for DMA data operation on

Sol. The ports A, B and C can be configured as simple input or output ports by writing the appropriate control word in the control word register. In the control word, D<sub>7</sub> is set to 1 (to define a mode set operation) and D<sub>6</sub>, D<sub>5</sub> and D<sub>4</sub> are all set to 0 to configure all the ports in mode 0 operation. The status of bits D<sub>4</sub>, D<sub>3</sub>, D<sub>1</sub>, and D<sub>0</sub> then determine whether the corresponding ports are to be configured as Input or Output. In port A and port B are to operate as input ports with port C lower and upper as output, the control word that will have to be loaded into the control register will be as follows

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	0	0	1	0	0	1	0

Prob.3 Find the address of Port A, port B, port C and control register of 8255 for following interfacing.




Fig.

[R.T.U. 2016]

Sol. I/O Map

Ports/Control register	Address lines	Address
Port A	A <sub>7</sub> , A <sub>6</sub> , A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , A <sub>0</sub>	00H
Port B	0 0 0 0 0 0 0 1	01H
Port C	0 0 0 0 0 1 0	02H
Control register	0 0 0 0 0 1 1	03H

Prob.4 Design a square wave generator with a pulse width of  $\frac{1}{10}$  ms by using 8254 timer. Set the timer in mode 3. The clock frequency is 3 MHz. [R.T.U. 2012, 2008]

Sol. Frequency of the clock = 3MHz

$$\text{Time} = \frac{1}{3 \times 10^6} = 0.33\mu\text{sec}$$

$$\text{Count} = \frac{100 \times 10^{-6}}{0.33 \times 10^{-6}} = \frac{100}{33} = 303.3 = 0130H$$

MVI A, 01110110. B Control word for mode 3 and count 2

OUT 83H Written 8254 control Reg.

OUT 83H Lower order byte of count.

OUT 80(H) Load counter 1 with low order byte

MVI A, 01H High order byte of the count

OUT 81(H) Load counter 1 with high order byte

HLT End of the programme.

Prob.5 Explain various modes supported in 8254 Timer in detail.

[R.T.U. 2019]

Sol. Operation Modes of 8254 : The 8254 can operate in six different modes:

Mode 0: Interrupt on Terminal Count

In this mode, initially the OUT is low. Once a count is loaded in the register, the counter is decremented every cycle, and when the count reaches zero, the OUT goes high. This can be used as an interrupt. The OUT remains high until a new count or a command word is loaded. Figure shows that the counting ( $n = 5$ ) is temporarily stopped when the gate is disabled ( $G = 0$ ) and continued again when the gate is at logic 1.

Mode 1: Hardware-Retriggerable One-Shot

In this mode, the OUT is initially high. When the Gate is triggered, the OUT goes low, and at the end of the count, the OUT goes high again, thus generating a one-shot pulse (Figure, Mode 1).

Mode 2: Rate Generator

This mode is used to generate a pulse equal to the clock period at a given interval. When a count is loaded, the OUT stays high until the count reaches 1 and then the OUT goes low for one clock period. The count is reloaded automatically, and the pulse is generated continuously. The count = 1 is illegal in this mode.

Mode 3 : Square-Wave Generator

In this mode, when a count is loaded, the OUT is high. The count is decremented by two at every clock cycle, and when it reaches zero, the OUT goes low, and the count is reloaded again. This is repeated continuously, thus a continuous square wave with period equal to the period of the count is generated. In other words, the frequency of the square wave is equal to the frequency of the clock divided by the count. If the count ( $N$ ) is odd, the pulse stays high for  $(N + 1)/2$  clock cycles and stays low for  $(N - 1)/2$  clock cycles.



Mode 4 : Software-Trigged Strobe

In this mode, the OUT is initially high; it goes low for one clock period at the end of the count. The count must be reloaded for subsequent outputs.



Mode 5 : Hardware-Trigged Strobe

This mode is similar to Mode 4, except that it is triggered by the rising pulse at the gate. Initially, the OUT is low and when the gate pulse is triggered from low to high, the count begins. At the end of the count, the OUT goes low for one clock period.



Mode 0 : Interrupt on Terminal Count





Mode 1 : Retriggerable One-Shot




Mode 2 : Rate Generator Clock



Mode 3 : Square Wave Generator



Mode 4 : Software-Trigged Strobe



Mode 5 : Hardware Triggered Strobe



Mode 6 : Write and explain control word in 8254 Timer in detail.

[R.T.U. 2019]

Sol. Control Word of 8254 PIT : The register selected when line A<sub>0</sub> and A<sub>1</sub> are at logic 1 (A<sub>0</sub>, A<sub>1</sub> = 1). It is used to write a command word which specifies the counter to be used. Its mode is either a read or a write operation. The control word format and mean of particular bit is shown:

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
SC <sub>1</sub>	SC <sub>0</sub>	RW <sub>1</sub>	RW <sub>0</sub>	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	BCD

Select Counter (SC)

RW (Read Write)

RW<sub>1</sub>, RW<sub>0</sub> Counter latch command

0 0 Select counter 1

1 0 Select counter 2

1 1 Read back command

0 0 Select counter 0

0 1 Read/Write least significant bit only

1 0 Read/Write most significant bit only

1 1 Read/Write least significant bit first than most significant bit

**M-Mode**

N <sub>1</sub>	N <sub>2</sub>	N <sub>3</sub>	N <sub>4</sub>	-
0	0	0	0	- Mode0
0	0	0	1	- Mode1
x	-	0	-	Mode2 -
x	-	1	-	Mode3 -
1	0	0	-	Mode4
1	0	1	-	Mode5

**BCD**

0-Binary counter, 16 bit

1-Binary coded decimal (4 decades)

**Prob.7 Differentiate memory mapped and I/O mapped techniques.** [R.T.U.2016]

**Sol. Comparison of I/O Mapped and Memory Mapped:**  
In systems using microprocessors which allow I/O Mapped I/O, the decision to go for one type of I/O addressing or the other is usually a matter of convenience. For example, suppose one is using a decoder like the 8205 to decode chip selects (CS) for some memory modules. If after providing the required chip selects, one discovers that some 8205 decoded outputs are still unused then these will generally be used to select I/O ports. These ports will, therefore, be memory mapped. Apart from such considerations, there are some pros and cons to these I/O addressing techniques. These are described below:

- (i) **Using Memory Mapped I/O :** We can typically address more I/O ports than when using I/O Mapped I/O. This is because in the latter case only a limited number of the address lines genetically carry useful address information. For example, the 808A can address 64 K memory locations but can only address 256 I/O ports. (Of course, 256 I/O ports is much more than what is usually needed. This is at the most a very dubious advantage in favour of memory mapped I/O.

- (ii) **Using I/O Mapped I/O :** We can distinguish between separate I/O and memory address spaces. Conceptually, that is sometimes an advantage in favour of I/O mapped I/O. On the other hand the decoding used for memory selection (i.e. CS<sub>5</sub>) may be such that memory mapped I/O is easier to implement. This advantage was shown by the example given earlier.
- (iii) It is easier to implement Direct Memory Access (DMA), an I/O technique described later when I/O mapped I/O is being used. This feature will be described later.

**B.Tech. IV Sem J.C.S. solved Paper**

- (iv) The variety of instructions available for I/O mapped I/O is generally very limited (typically just IN for input and OUT for output). On the contrary one can use all memory access instructions available in the microprocessor's instruction repertoire for memory mapped I/O. Generally, a large number of such instruction using different addressing modes are available which apart from simple input and output also allow arithmetic and logical manipulation of I/O port data. This is a very important point in favour of memory mapped I/O.

The instruction controlling I/O mapped I/O generally require fewer program memory bytes to encode than the instructions for memory mapped I/O and usually also execute faster. This makes I/O mapped I/O usually more efficient than memory mapped I/O.

**Prob.8 Draw and explain diagram of 8253.** [R.T.U.2015]

**Sol.**

```

    graph TD
        CW[Control Word Register] --> C0[Counter 0]
        CW --> C1[Counter 1]
        CW --> C2[Counter 2]
        C0 --> DBB[Data Bus Buffer]
        C1 --> DBB
        C2 --> DBB
        DBB --> RWL[Read/Write Logic]
        RWL --> RD[RD]
        RWL --> WR[WR]
        RWL --> CS[CS]
        RWL --> A1[A1]
        RWL --> A0[A0]
        RD --> C0
        RD --> C1
        RD --> C2
        RD --> Out0[Out 0]
        RD --> Gate0[Gate 0]
        RD --> Gate1[Gate 1]
        RD --> Out1[Out 1]
        RD --> Gate2[Gate 2]
        RD --> Out2[Out 2]
        WR --> C0
        WR --> C1
        WR --> C2
        CS --> C0
        CS --> C1
        CS --> C2
        A1 --> C0
        A1 --> C1
        A1 --> C2
        A0 --> C0
        A0 --> C1
        A0 --> C2
    
```

Fig. : Block Diagram of Intel 8253

The Intel 8253 is a Programmable Interval Timer (PIT) chip used for timing and counting functions. It was designed for use in Intel 8080/8085 microprocessors. It is packaged in a 24-pin plastic DIP. It has 6 programmable timer modes which allows it to be used as an event counter, elapsed time indicator, programmable one-shot and in various other application to create different intervals.

It has three counters. We can see in the above block diagram that each counter is connected to 3 lines out of which clock and gate are input lines whereas out is an output line. These lines have functions which depends on the way the chip is programmed. The eight control bits (D<sub>0</sub>–D<sub>7</sub>) controls

**Microprocessor and Interface**

The behavior of the device. Last two MSB bits tells the counter to be read and write. The bits D<sub>4</sub>, D<sub>5</sub> determines how the count value is to be read and write. The bits D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> selects between the 6 count modes. Bit D<sub>0</sub> tells the device the way in which to count, i.e., in binary or BCD.

**Mode of Operation of 8253 :**

Mode 0 : Interrupt on Terminal Count - In this mode, the output has initial value of zero. When it reaches 0, the timer counts down until it reaches 0. When it reaches 0, the output will be set to high or 1 and will remain same until the count is reloaded. This mode is used for the generation of accurate time delay under software control.

Mode 1 : Programmable One Shot - In this mode, Gate input acts as a trigger. The count will count down set to 0 after the gate is triggered. The output is again set to 1 to zero and once the count is zero, the output is triggered again. It can be used as Monostable Multivibrator.

Mode 2 : Rate Generator - In this mode, the device acts as a divide-by-n counter. which is commonly used to generate a real-time clock interrupt. The output is initially set to high after a count is sent. It will count down to zero and the output remains high until count reaches 1 at which point output is set to 0 for one pulse and will remain so until next count is sent.

Mode 3 : Square Wave Generator - This mode is similar to mode 2 except for the output in this case remains low for half of the timer period and high for the other half period.

Mode 4 : Software Triggered Pulse - In this mode, the output will remain high until the timer has counted to zero, at which point the output is set to low for one clock cycle and after that the output will go high again.

Mode 5 : Hardware Triggered Pulse - This mode is similar to mode 4 except for the counting process is triggered by the gate input. The counter only starts counting once the gate input goes high.

**Prob.9 Design a square wave 'generator' with a pulse width of 150 μs by using 8254. Set the timer in mode 3. The clock frequency is 2MHz.** [R.T.U.2013]

**Sol.** We assume that 8011 is address of counter-0, 81 is address of counter-1, 8211 is address of counter-2 and 83H is address of control word register.

To generate a square wave, 8254 should be in mode 3 and counter-0 will be operating in BCD mode. The count value can be calculated for 150 μsec.

8254 operates at 2MHz. Given  
The time period is  $\frac{1}{F} = \frac{1}{2} = 0.5\mu s$

**The number of T states required is**

$$N = \frac{150 \times 10^6}{2 \times 10^6} = 300 \text{ states}$$

The control word of 8254 is 371H as shown below:

SC<sub>1</sub> SC<sub>0</sub> R.L. R.L<sub>0</sub> M<sub>2</sub> M<sub>1</sub> M<sub>0</sub> BCD

0 0 1 1 0 1 1 1

The following instruction will be executed to generate a square wave.

Levels	Instructions	Comments
START	MOV A, 37H	Initialize 8254 counter with control word 37 H
OUT	83	Load control word into control word register.
MVIA, 00H		counter-0 operates in mode 3.
OUT80		control word register
MVI A, 20H		Write 00H in Accumulator
OUT 80, AL		LSB of count value is 00H which is loaded in the counter
HLT		Write 20H in Accumulator MSB of count value is 20H which is loaded in the counter Halt

**Prob.10 An 8255 is interfaced in memory mapped I/O. So that its address range is 800H to 803H.**

**Frame the control word for the following configuration :**

Port A : Input in Mode 0

Port B : Output in Mode 0

Port Cu : Input

Port Cl : Output

**Sol. 1. Port Addresses :** This is a memory mapped I/O;


when the address line A<sub>13</sub> is high the chip select line is enabled

Port A = 8000 H

Port B = 8001 H

Port C = 8002 H

Control Register = 8003 H



M1.74

3. Program	Load accumulator with the control word.
MVIA, 98H	Write word in control register to initialize the port.
LDA 8003H	Read switches at Port A.
LDA 8000H	Read the reading at Port B.
LDA 8002H	Read switches at Port C.
ANI OFH	Mask the upper four bit of port C, these bits are not input data.
RUC	Rotate and place data in the upper half of the accumulator.
RUC	
RUC	
STA 8002H	Display data of port C
HLT	





Fig. 2

Prob.11 Draw the functional block diagram of 8254 IC and explain how this can be used to obtain a signal having frequency equal to 1/6 of input clock signal [R.T.U. 2011]

Sol.



To get an output frequency equal to  $\frac{1}{6}$  of input clock frequency, the period would be  $1/(1/6)$  s or 6 s.

B.Tech. (IV Sem.) C.S. Solved Papers

**Microprocessor and Interfaces**

that is programmed for mode 2 becomes a "divide by n" counter. The out pin of the counter goes to low for one input clock period. The time between the pulse going low is dependent on the present count in the counter's register, i.e., the time of the logical pulse. For example, to get an output frequency of 1000 Hz, the period would be  $1/1000 \text{ s} = 1 \text{ ms}$  or 1000  $\mu\text{s}$ . If an input clock of 1MHz was applied to the clock input of the counter #0, then the counter #0 would need to be programmed to 1000  $\mu\text{s}$ . This could be done in decimal or in BCD. The formula is

$$N = \frac{F_{\text{clk}}}{F_{\text{out}}}$$

Where,

 $F_{\text{clk}}$  = Input clock frequency. $F_{\text{out}}$  = Output frequency

Thus, in our case

$$F_{\text{out}} = \frac{1}{6} F_{\text{clk}}$$

$$F_{\text{clk}} = 6 F_{\text{out}}$$

Putting values, we get

$$N = \frac{6 F_{\text{out}}}{F_{\text{clk}}}$$

 $[N = 6]$ 

M1.75

the mode of operation. If  $D_7$  bit is 0 then port C operates in Bit Set/Reset mode. In the BSR mode, functions of port A and port B are not affected.

The control word of 8255 is divided into two different control word formats which designate two basic modes:


(1) BSR mode (when  $D_7 = 0$ )(2) I/O mode (when  $D_7 = 1$ )

Fig. 1: Block Diagram of 8255A

The Block diagram of 8255 is shown in above fig. 1. It shows:

- Data bus buffer
- Group A and Group B control
- Port A and B
- Port C

Control Lines and I/O Port Address of 8255

- RD : The  $\overline{\text{RD}}$  (read) signal enables the read operation.
- WR : The WR (write) signal enables the writes into a selected I/O port of control register.
- RESET : When this signal goes low, the microprocessor reads data from the selected I/O port of 8255.

(iv) CS,  $A_0$  and  $A_1$  : These are the device select signals. CS is the master chip select and  $A_0$  and  $A_1$  specify one of the I/O port or the control register.

Operation mode of 8255 : Control word is written in the control register of 8255. The control word written in the control register specifies the I/O function for each port. The control register can be accessed to write a control word when address lines  $A_1$  and  $A_0$  are at logic 1.

In the control word, bit  $D_7$  is 1, then bit  $D_6 - D_0$  determines the input or output function of various ports and I/O ports in this mode.

Fig. 2: Control word format in BSR mode

$D_7$	$D_6$	$D_5$	$D_4$	$D_3$	$D_2$	$D_1$	$D_0$
Bit Set/Reset (BSR)	Port C	Port B	Port A	Port C	Port B	Port A	Port C

Bit Set/Reset mode for Port C




Fig. 3: Control word format in BSR mode

(2) I/O Mode : A control word with bit  $D_7 = 1$  is recognized as a I/O mode, and it is classified into three different I/O modes.

(i) Mode-0 (Simple input or output) : This mode

To obtain a signal having frequency equal to 1/6 of input clock signal Mode 2 (Rate generator) is used. The counter

Sol. Block Diagram of 8255 : The 8255 is widely used programmable peripheral interface i.e. PPI 8255. It is a general purpose programmable I/O device.

Fig. 2: Block diagram of 8255A




Fig. 4 : 8255 control word format for I/O mode

It has following features:

(a) Two 8-bit ports (Port A and port B) and two 4-bit ports (Port C<sub>Upper</sub> and C<sub>Lower</sub>). Port C can be used as 8-bit port.

(b) Any port can be used either as I/O or O/P port.

(c) Output ports are latched and input ports are not latched.

(d) A maximum of four ports available which is to say that overall 16 I/O configurations are possible.

(ii) Mode-1 (Input or Output with Handshake): This mode is also called as strobed I/O mode. In this mode, handshake signals are exchanged between the microprocessor and peripherals prior to data transfer.

It has following two different modes.

(A) Mode-1 (Input Control Signal)

(A) Mode-1 (Input Control Signal) : When port A and B are configured as input port, the associated control signals used for handshaking are shown in fig. 5.


Port A uses the upper three signals : PC<sub>3</sub>, PC<sub>1</sub> and PC<sub>0</sub> for handshaking. PC<sub>6</sub> and PC<sub>7</sub>, which can be used as input or output as programmed by bit D<sub>3</sub> of the control word. The functions of these control signals are given below:

Fig. 5 : 8255 Mode 1 : Input Configuration

This is generated by peripheral device, when transmitting a data byte.


**Microprocessor and Interfaces****IBF (Input Buffer Full) :** This is active high acknowledgement signal generated by 8255 to indicate that input latch has received the data byte.**INTR (Interrupt Request) :** This is active high output signal, used to interrupt microprocessor. This signal is generated if STB, IBF and INTE are all at logic 1 and this is reset by the falling edge of the RD signal.**INTE (Interrupt Enable) :** This signal is used to generate INTR signal. Two flip flop INTE<sub>A</sub> and INTE<sub>B</sub> are used for this purpose.**Control and Status Words :** The status word is accessed by reading port C i.e. when A<sub>1</sub>A<sub>0</sub> = 10 and RD and CS both are low.**(B) Mode-1 (Output Control Signal) :** When the port A and B configured as output port. Port A uses three signals: PC<sub>3</sub>, PC<sub>6</sub> and PC<sub>7</sub>. Port B uses another three signals: PC<sub>0</sub>, PC<sub>1</sub> and PC<sub>2</sub> for handshaking signals. Leaving PC<sub>4</sub> and PC<sub>5</sub>, which can be used as input or output as programmed by bit D<sub>3</sub> of control word.**OBFF (Output Buffer Full) :** This is an active low output signal. It goes low when microprocessor write data into output latch of 8255.**ACK (Acknowledge) :** It is active low signal and indicate that output peripheral has taken the data from output buffer.**INTR (Interrupt Request) :** This is active high output signal. INTR is set when OBFF, ACK and INTE are all one and reset by falling edge of WR.**INTE (Interrupt Enable) :** This is used for enable or disable the INTR signal.**(iii) Mode-2 (Bidirectional Data Transfer) :** This mode is also called as bidirectional I/O mode. This mode operation is only for port A. In mode-2, port A uses five signals from port C as handshaking or as simple I/O or as handshake and the remaining three signals as simple I/O or as handshake.**IBF (Input Buffer Full) :** When data is available in input buffer, 8255 will enable IBFA signal for port B.**(A) Mode-2 (Output Control Signal) :** This indicate that data available in output buffer.**STB<sub>A</sub> (Strobe) :** This is an active low input signal.**IBFA (Input Buffer Full) :** When data is available in**ACK<sub>A</sub> :** This is active low signal, indicate that peripheral reads data from port A, and acknowledges the reading.**INTR (Interrupt request) :** This is an output signal given by 8255 to request MPV service.**(C) Mode-2 (Status Word) :** The status of the I/O operation in Mode-2 can be verified by reading the contents of port C.

Fig. 6 : Control Word Mode 1 Input

For Port A




Fig. 7 : Status Word Mode 1 Input

For Port B




Fig. 8 : 8255 Mode 1 : Output Configuration

For Port A

For Port B

**Control and Status Words :** When Port A and B are configured as output ports in the handshake, mode 1, the control word which will be required to be loaded into the control register.

- 8255 does not have internal (separate) control logic generator, hence the IO(M<sub>bar</sub>), RD(<sub>bar</sub>) and WR(<sub>bar</sub>) control signals are not connected directly to 8255. These pins are 1st given to decoder and decoded using 3:8 decoder (Ex: IC 74138).
- The generated control signals IO(<sub>bar</sub>) and IOW(<sub>bar</sub>) are connected to RD(<sub>bar</sub>) and WR(<sub>bar</sub>) input of 8155.

- An active low signal of chip select logic is obtained decoding remaining address lines of lower order addresses  $A_2, A_7$ .
- Chip select logic and I/O port address for this interfacing circuit are as:

Chips select	Address lines to address port	HEX address	Selected I/O
$A_7$	$A_6$ , $A_5$ , $A_4$ , $A_3$ , $A_2$ , $A_1$ , $A_0$	00H	PORT A
1	0	0	81H PORT B
1	0	0	0
1	0	0	1
1	0	0	82H PORT C
1	0	0	1
1	0	0	83H Chip Select Register

Interfacing Diagram




Fig. 10

### Memory mapped I/O interfacing with 8085 microprocessor

In memory mapped I/O interfacing with 8085 microprocessor, the I/O devices are not given separate addresses other than treated as a memory location. Whose address range between 00000H to FFFFH (64k). But some part of the space is reserved for I/O devices. The advantage is

- any instruction that references memory can also transfer data between an I/O device and the microprocessor as long as the I/O port is assigned to the memory address space rather than to the I/O address space. The register associated with the I/O port is simply treated as memory location register.

This memory mapped I/O interfacing with 8085 microprocessor with an example in which address bit  $A_{15}$

designates whether instructions reference memory or an I/O device. If  $A_{15} = 0$ , a memory register is addressed; if  $A_{15} = 1$ , than a memory mapped I/O device is addressed. This assignment elevates the first 32k bytes of memory address space to memory and second 32k to memory mapped I/O devices. External logic generates devices select pulses for memory mapped I/O only when  $I/O/M = 0$ , the appropriate address is on the address low and a  $\overline{WR}$  or  $\overline{RD}$  strobe occurs.

Input and output transfer using memory mapped I/O are not limited to the accumulator. For example, same of 8085 A instructions that can be used for input from memory mapped I/O ports.

MOV r, m : Move the connects of input port whose address is available in (H,L) reg pair to any internal register.

LDA addr : Load the acc with the content of the input port whose address is available as a second and third byte of the instruction.

Other instructions include, ANA M, ADD M, M provide input data transfer and computation in a single instruction. Same instruction that out the data from memory mapped ports are :

MOV M,r

STA addr

MVI M, data

SHLD addr

LHLD and SHLD carry out 16-bit I/O transfers with single instructions which reduce program executive time considerably. The price paid for this added capability is a reduction in directly addressable main memory and the necessity of decoding a 16-bit rather than an 8-bit address.

When a microprocessor puts out an address and generates a control strobe for a memory read, it has no way of determining whether the device that responds with data is a memory device or an I/O device. It only requires that the devices that respond with in the allowable access time or uses the READY line to request a sufficient number of WAIT states. It supplies an address data and a write strobe and continues its operations, external logic determines whether memory, I/O or anything at all receives the data transferred.

Memory address decoding is nothing but to assign an address for each location in the memory chip. The data stored in the memory is accessed by specifying its address. Memory address can be decoded in two ways:

1. Absolute or fully decoding
2. Linear select or partial decoding

Absolute address decoding has many advantages such as :

1. Each memory location has only one address, there is no duplication in the address.
2. Memory can be placed contiguously in the address space of the microprocessor.
3. Future expansion can be made easily without disturbing the existing circuitry.

There are few disadvantages in this method :

1. Extra decoders are necessary.
2. Some delay will be produced by these extra decoders.

The main advantage of linear select decoding is its simplified decoding circuit. This reduces the hardware design cost. But there are many disadvantages in this decoding.

1. Multiple addresses are provided for the same location.
2. Complete memory space of the microprocessor is not efficiently used.
3. Adding or interfacing ICs with already existing circuitry is difficult.

**Absolute Address Decoding:** The 8085 microprocessor has 16 address lines. Therefore it can access  $2^{16}$  locations in the physical memory. If all these lines are connected to a single memory device, it will decode these 16 address lines internally and produces  $2^{16}$  different addresses from 0000H to FFFFH so that each location in the memory will have a unique address.

74LS138 address decoder to generate the chip select signals for each memory block. In this decoder when the address lines  $A_{13}, A_{14}$  and  $A_{15}$  are 000, the output line  $Y_0$  will be activated as shown in Fig. 11. This in turn selects the first memory block. Similarly when these lines are 001 ( $C=0, B=0$  and  $A=1$ )  $Y_1$  will be activated and the second memory block will be selected.



Fig. 11




Fig. 12

Prob.13 Explain 8279 Keyboard Interface in detail. [R.T.U. 2019]

Explain 8279 with block diagram. OR

OR

Draw and explain the block diagram of 8279 keyboard display interface. OR

OR

Explain working and modes of 8279 keyboard display interface. OR

OR

Explain various programming modes of 8279 keyboard and display controller. Also draw a block diagram showing its interfacing with microprocessor or 8085. OR

List the major components of 8279 keyboarddisplay interface and explain their functions. OR

Explain input modes provided by 8279. OR

[R.T.U. 2008, Raj. Univ. 2011]

### Sol. Programming Modes of 8279

#### (i) Scanned Keyboard Mode with 2 Key Lockout :

In this mode of operation, when a key is pressed, a debounce logic comes into operation. During the next two scans, other keys are checked for closure and if no other key is pressed the first pressed key is identified. The key code of the identified key is entered into the FIFO with SHIFT and CNTL status, provided the FIFO is not full, i.e., it has at least one byte free. If the FIFO does not have any free byte, naturally the key data will not be entered and the error flag is set. If FIFO has at least one byte free, the above code is entered into it and the 8279 generates an interrupt (on IRQ line) to the CPU to inform about the previous key closures. If another key released before the first key, the keycode is entered into FIFO. If the first pressed key is released before the others, the first will be ignored. A keycode is entered to FIFO only once for each valid depression, independent of other keys pressed along with it, or released before it. If two keys are pressed within a debounce cycle (simultaneously), no key is recognized till one of them remains closed, and the other is released. The last key, that remains depressed is considered as single valid key depression.

(ii) Scanned Keyboard with N-Key Rollover : In this mode, each key depression is treated independently. When a key is pressed, the debounce circuit waits for 2 keyboard scans and then checks whether the key is still depressed. If it is still depressed, the code is entered in FIFO RAM. Any number of keys can be pressed simultaneously and recognized in the order, the keyboard scan recorded them. All the codes of such keys are entered into FIFO. Note that, in this mode, the first pressed key need not be released before the second is pressed. All the keys are sensed in the order of their depression, rather than the order the keyboard scan senses them, and independent of the order of their release.

(iii) Scanned Keyboard Special Error Mode : This mode is valid only under the N-Key rollover mode. This mode is programmed using end interrupt/error mode set command. If during a single debounce period (two keyboard scans) two keys are found pressed, this is considered a simultaneous depression and an error flag is set. This flag, if set, prevents further writing in FIFO but allows generation of further interrupts to the CPU for FIFO read. The error flag can be read by reading the FIFO status word. The error flag is set by sending normal clear command with CF = 1.

### Microprocessor and Interfaces

#### Interfacing of 8279 with microprocessor 8085:

the debounce logic is inhibited. The 8-byte FIFO RAM now acts as  $8 \times 8$ -bit memory matrix. The status of the sensor switch matrix is fed directly to sensor RAM matrix. Thus the sensor RAM bits contain the row-wise and column-wise status of the sensors in the sensor matrix. The IRQ line goes high, if any change in sensor value is detected at the end of sensor matrix scan or the sensor RAM has a previous entry to be read by the CPU. The IRQ line is reset by the first data read operation, if AI = 0, otherwise, by issuing the end interrupt command. AI is a bit in read sensor RAM word.

**Display Modes :** There are various options of data display. For example, the command number of character can be 8 or 16, with each character organized as single 8-bit or dual 4-bit codes. Similarly there are two display formats. The first one is known as left entry mode or type writer mode since in a type writer the first character typed appears at the left-most position, while the subsequent characters appear successively to the right of the first one. The other display format is known as right entry mode, or calculator mode since in a calculator the first character entered appears at the rightmost position and this character is shifted one position left when the next character is entered. Thus all the previously entered characters are shifted left by one position when new character is entered.

(i) Left Entry Mode : In the left entry mode, the data is entered from the left side of the display unit. Address 0 of the display RAM contains the leftmost display character an address 15 of the RAM contains the rightmost display character. It is just like writing in our note books, i.e., from left to write. If the 8279 is in autoincrement mode, the display RAM address is automatically updated with successive reads or writes. The first entry is displayed on the leftmost display and the sixteenth entry on the rightmost display. The seventeenth entry is again displayed at the leftmost display position.

(ii) Right Entry Mode : In the right entry mode, the first entry to be displayed is entered on the rightmost display. The next entry is also placed in the right most display after the previous display is shifted left by one display position. The leftmost character is shifted out of that display at 11 seventeenth entry and is lost, i.e., it is pushed out of the display RAM.

\*Do not drive the keyboard decoder with the MSB of the scan lines.

Fig. 1: Interfacing Connection Block diagram of 8279

**8279 Keyboard / Display Interface :** 8279 is a general purpose programmable keyboard and display interface device. It can be interfaced with any type of CPU. It relieves CPU scanning keyboard, refreshing display, debouncing key closures, checking display etc.




Fig. 2: Block Diagram of 8279

The component of 8279 keyboard/display interface categorize in different section that are following:

**1. Keyboard Section :** It consists of:

- (i) Keyboard debounce
- (ii) FIFO / Sensor-RAM
- (iii) Return Buffer
- (iv) Status Logic

**(i) Keyboard Debounce :** This section has 8 lines ( $RL_0 - RL_7$ ) that can be connected to 8 columns of a keyboard plus two additional lines SHIFT and CNTL/STB (Control/Strobe). The status of the SHIFT key and the control key can be stored along with a key closure. The keys are automatically debounced and keyboard can operate in two modes (a) Two-key lockout (b) N-key roll over.

**(a) Two-key Lockout Mode :** In two key lockout, if two keys are pressed almost simultaneously then only 1st key is recognized.

**(b) N-key Roll Over Mode :** In the N-key roll over mode, simultaneously keys are recognized their codes are stored in the internal buffer.

**(ii) FIFO / Sensor RAM :** The keyboard section also includes  $8 \times 8$  FIFO (First in First Out) RAM. Its functions depends upon operating mode of 8279. This FIFO RAM consists of 8 registers that can store 8 keyboard entries; each is then read in the order of entries.

**(iii) Return Buffer :** The  $RL_0 - RL_7$  lines are buffered and latched in this block. It scans  $RL_0 - RL_7$  lines during each row scan. In scanned keyboard or sensor matrix mode  $RL_0 - RL_7$  lines are not scanned in strobed mode.

**(iv) Status Logic :** The status logic keeps track on the number of entries and provides an IRQ (Interrupt Request) signal when the FIFO is not empty.

**2. Scan Section :** The scan section has a scan counter and four scan lines ( $SL_0 - SL_3$ ). These scan lines can be decoded using a 4 to 16 decoder to generate 16 lines for scanning. These lines can be connected to the rows of a matrix keyboard and the digit drivers of a multiplexed display.

**3. Display Section :** Display section has 8 output lines divided into two groups A<sub>0</sub> – A<sub>3</sub> and B<sub>0</sub> – B<sub>3</sub>. These lines can be used, either as a group of 8 lines or as two group of four in conjunction with the scan lines for multiplexed display. The display can be blanked by using the  $\overline{BD}$  line. This section includes 16 × 8 display RAM. The MPU can read from or write into any of these registers.

The data format for the scanned keyboard mode, is as follows:

The three scan bits ( $D_3, D_2, D_1$ ) are from the scan counter and indicate the row on which the pressed key was located. The three return bits ( $D_0, D_1, D_2$ ) are from the column counter and indicate the column on which the pressed key was located.

**(1) The 2-key lockout option :** In this mode when any key is pressed, the debounce logic is set. For the next two scans, it is checked whether other keys are pressed. At this stage several alternatives are possible.

(a) No other keypresses are found. This is then considered a single key depression. If the FIFO is full, the key data FIFO and IRQ is activated. (If the FIFO is full, the key data is not entered, an error flag is set).

(b) If one or more additional key depression is detected, no data entry to FIFO can occur. This status is resolved as follows:

(A) If all the keys are released before the key first pressed, then the first key data is entered into the FIFO.

(B) If the first key is released before others, then the keypress is entirely ignored. Note that the first key is the crucial one (there may be many other key presses in many different orders); it is the first keypress that is either entered or ignored.

If however, two keys are pressed within one debounce cycle, this is considered as simultaneous depression. Neither of them is recognized till one of them is released. The one that still remains pressed, is considered to be equivalent to a single key depression.

**(2) The N-Key rollover option :** In this mode, when a key is pressed, the debounce circuit waits for two scans and then checks again whether the key is still pressed. If it still is, the key data is then taken into the FIFO. There is no limit to the number of keys that can be pressed. For a simultaneous depression, the key data are entered according to the order of the keypresses.

A special error mode can be set in this option by End Interrupt/ Error Mode set command. If during signal debounce cycle, two keys are found pressed, then it sets an Error Flag, which present further data entering into FIFO, and sets an interrupt. The error flag is read from the FIFO and sets an interrupt. The error flag is read from the FIFO STATUS word, and is reset by sending CLEAR command  $C_1 = 1, C_2 = 1$ .

**(i) Scanned Sensor Matrix Mode :** In this mode, the keys are placed in the form of a matrix (scan lines comprising the columns and the return lines comprising the

rows), and the key status (open or closed) stored in a RAM which can be addressed by the CPU. The matrix size is  $8 \times 8$  (with encoded scan lines) or  $4 \times 8$  (with decoded scan lines).

The data on each of the eight return lines enter directly in eight columns of the sensor RAM, each switch position therefore maps to a specific sensor RAM position. The SHIFT and CNTL status are not taken as inputs in this mode.

In this mode, besides switches, other devices (or logic circuits) may be connected to the return lines. The constraint is that device (or logic circuits), should be triggerable by the scan lines, the output of the circuit (1 or 0) can then enter data into the return lines.

In this mode, debouncing is not provided, however, it has the advantage that the CPU knows, how long the sensor was closed. Their IRQ line goes high if a sensor value is found to have changed at the end of a sensor matrix scan. When the auto increment flag is set to zero, the IRQ line is reset by the first data read operation when the auto increment flag is set to one, then by the End interrupt command.

**(iii) Strobed Input Mode :** In this mode, the data is accepted from the return lines and they go to the FIFO, they enter at the rising edge of a CNTL/STB line pulse. The data (placed on return lines) can come from any source. (Such as another encoded keyboard or switch matrix). Each, scan line (now corresponding to arrow in the sensor matrix) would lead to an 8-bit word.

**Prob.14 Explain, 8254, programmable interval timer, explain all the modes of 8254 with example.[R.T.U.2017]**

**Sol. 8254 Programmable Interval Timer**

8254 is popular programmable interval timer chip. Intel 8254 contains three identical 16-bit down counters that can operate independently in any one of the six modes. A 16-bit counter is loaded in register and control word is loaded in the control word register. Count is decremented until it reaches zero. When count is terminated, a pulse is generated that can be used to interrupt the microprocessor. Counter can operate in either binary or BCD. 8254 includes status read-back command which helps in reading count by microprocessor while the counter is decrementing.

8254 is an upgraded version of 8253, and both of these are pin-compatible.

**Control Word of 8254 PIT :** Refer to Prob.6.

**Operation Modes of 8254 :** Refer to Prob.5.

M1.84

**Prob.15 Explain 8255, programmable peripheral interface (controller). Explain all modes of 8255 with example.**

**OR**  
Draw and explain the block diagram of 8255 PPI.

**OR**  
Explain the all operation mode of 8255 in brief.

**OR**  
Sol. Refer to Q.12.

**Prob.16 Draw and explain the pin diagram of 8255 PPI? Explain all of its modes?**

**Sol. Pin diagram of 8255 PPI**  
Table : Pin description of 8255

Pin Symbols	Functions
D <sub>0</sub> -D <sub>7</sub> (Data Bus)	These bi-directional tri-state data bus lines are connected to the system data bus. They are used to transfer data and control word from microprocessor (8085) to 8255 or to receive data or status word from 8255 to the 8085.
P <sub>A0</sub> ,P <sub>A1</sub> (Port A)	These 8-bit bidirectional I/O pins are used to send data to output device and to receive data from input device. If functions as an 8-bit data output latch/buffer, when used in output mode and an 8-bit data input buffer, when used in input mode.
P <sub>B0</sub> ,P <sub>B1</sub> (Port B)	These 8-bit bidirectional I/O pins are used to send data to output device and to receive data from input device. If functions as an 8-bit data output buffer, when used in output mode and an 8-bit data input buffer, when used in input mode.
P <sub>C0</sub> ,P <sub>C1</sub> (Port C)	These 8-bit bidirectional I/O pins are divided into two groups P <sub>C1</sub> , (PC <sub>1</sub> -P <sub>C1</sub> ) and P <sub>C0</sub> (PC <sub>0</sub> -P <sub>C0</sub> ). These groups individually can transfer data in or out when programmed for simple I/O and used as handshake signals when programmed for handshake or bi-directional modes.
RD (Read)	When this pin is low, the CPU can read the data in the ports or the status word through the data buffer.
WR (Write)	When this pin is low, the CPU can write data on the ports or in the control register through the data bus buffer.
CS (Chip Select)	This is an active low input which can be enabled for data transfer operation between the CPU and the 8255.
Reset	This is an active high input used to reset 8255. When RESET input is high, the control register is cleared and all the ports are set to the input mode. Usually, a Reset Out signal from 8085 is used to reset 8255.
A <sub>0</sub> and A <sub>1</sub>	These input signals along with RD and WR inputs control the selection of the control/status word registers or one of the three ports. Table below summarizes the status of A <sub>0</sub> , A <sub>1</sub> , CS, RD and WR to access the control word/ports. A <sub>0</sub> and A <sub>1</sub> are generally connected to the A <sub>0</sub> , A <sub>1</sub> pins of the address bus; the 8255 therefore occupies four consecutive locations in the I/O space.

**Modes of 8255 PPI : Refer to Prob.12.**

M1.85

### Microprocessor and Interface

**Prob.17 Interface the keyboard and display controller 8279 with 8085 at address 1400H. Write an ALP to set up 8279 in scanned keyboard mode with encoded scan, N-key rollover mode. Use 16-character display in right entry display format.**

**OR**  
Interface keyboard and display controller 8279 with 8085 at address 0080H. Write an ALP to set up 8279 in scanned keyboard mode with encoded scan, N-Key rollover mode. Use a 16 character display in right entry display format. Then clear the display RAM with zeros. Read the FIFO for key closure. If any key is closed, store it's code to register CL. Then write the byte 55 to all the displays, and return to DOS. The clock input to 8279 is 2MHz, operate it at 100KHz.

**Sol. Interface Keyboard and Display Controller 8279 :**  
1. The 8279 is interfaced with lower byte of the data bus, i.e. D<sub>0</sub>-D<sub>7</sub>. Hence the A<sub>0</sub> input of 8279 is connected with address line A<sub>1</sub>.




Fig. 1 : Interfacing Schematic

- The data register of 8279 is to be addressed as 0080H, i.e. A<sub>0</sub> = 0.
- For addressing the command or status word A<sub>0</sub> input of 8279 should be 1.
- The next step is to write all the required command words for this problem.

**Keyboard/Display Mode Set CW :**

This command byte sets the 8279 in 16-character right entry and encoded scan N-key rollover mode.



Fig. 2

**Program Clock Selection :** The clock input to 8279 is 2MHz, but the operating frequency is to be 100KHz, i.e. the clock input is to be divided by 20 (10100). Thus the prescaler value is 10100 and the command byte is set as given.

**Clear Display RAM :** This command clears the display RAM with the programmable blanking code.

**Fig. 3** Prescaler value 20, i.e., 10100




Fig. 3

**Read FIFO : This command byte enables the programmer to read a key code from the FIFO RAM.**

**Write Display RAM :** This command enables the programmer to write the addressed display locations of the RAM as presented below.

**Fig. 5** Start from 0000 location of display RAM



Fig. 5

**Program for ALP Required to Initialize the 8279 as Required :**

Assume CS : Code  
Code Segment  
Start: MOVAL,1AH : Set 8279 in Encoded scan, OUTS2H,AL : N-key rollover, 16 display, Right entry mode.

MOVAL,34H : Set clock prescaler to 100KHz  
OUT82H,AL : MOVAL,ODDH : Clear display ram

Fig. 6

OUT S2H,AL	command
OUT S2H,AL	Read FIFO command for checking display RAM
Wait: IN AL,S2H	Wait for clearing of memory address.
AND AL,S0H	Display RAM by reading FIFO Du bit of the status word i.e.
CMP AH,S0H	If Du bit is not set wait, else proceed.
JNZ Wait	Read FIFO command for check key closure
MOV AH,40H	Read FIFO status
OUT S2H,AL	Mask all bits except the number of characters bits if any key is pressed, take required action, otherwise Proceed to write display RAM by using write display command. Write the byte 55H to all display RAM Locations
IN AL,S2H	
AND AH,07H	
CMP AH,00	
JNZ Key code	
Wait: MOVAL,90H	
OUT S2H,AL	
MOVAL,5H	
MOV CL,10H	
OUT S0H,AL	
DECCL	
INZ Next	
JMP Stop	
Key code	Call Read code: Call routine to read the key
JMP Wait	Code of the pressed key is assumed available
Stop	MOV AH,4CH : stop
INT21H	
Code ENDS	
END START	

**Prob.18 Write short note on DMA Controller-8257.**

[R.T.U. 2010]

(a) Count Register	(b) Block diagram of 8257
Verifies data cycle Write DMA Cycle Read DMA Cycle Illegal	14-Bit Count
7 6 5 4 3 2 1 0	

The 8257 has 40 pins. The pin diagram of 8257 is shown in figure 1(a). The 8257 has 40 pins. The pin diagram of 8257 is shown in figure 1(a).

Two additional registers, called Mode Set Register (with control word format) and status register are also shown in fig. 2(b). The Mode Set register is similar to control register used to store the control word. The address of Mode Set register and status register are same. The address refers to Mode Set register for write operation and refers to status register for read operation.

**Pin Diagram of 8257**

The 8257 has 40 pins. The pin diagram of 8257 is shown in figure 1(a).

Two additional registers, called Mode Set Register (with control word format) and status register are also shown in fig. 2(b). The Mode Set register is similar to control register used to store the control word. The address of Mode Set register and status register are same. The address refers to Mode Set register for write operation and refers to status register for read operation.

**Pin Diagram of 8257**

The 8257 has 40 pins. The pin diagram of 8257 is shown in figure 1(a).

Master Mode: The tasks performed in these modes are discussed below:

**Slave Mode:** In slave mode, DMA controller works as a peripheral. In this mode, the address lines  $A_1 - A_{10}$ , 'working as the input, in combination with the Chip Select, are used to select various registers of the DMA controller. The  $\overline{IOR}$  and  $\overline{IOW}$  pins also work as input, used for read and write operation. Following tasks are performed in this mode:

(I) Microprocessor writes the Control Word in the Mode Set Register.

(II) Microprocessor writes the low-order and then high order byte of the count, including data flow information, into the Count Register of the proper channel.

(III) Writes the low-order and then high order byte of the memory address into the Address Register of the proper channel.

In this mode, the address lines  $A_1 - A_{10}$  and the control signal  $\overline{MEVR}$  and  $\overline{MEMW}$  are tri-stated. The other signals are not used.

**Master Mode :** After initialization, in master mode, the DMA controller keeps checking for DRQ (DMA Request) signal. When any peripheral needs data transfer, it sends DRQ signal to the concern channel. After receiving DRQ signal from the peripheral, DMA controller performs following tasks.

(I) DRQ signal enables the channel. The DMA controller generates HLD (high) signal, which is connected to HOLD pin of the microprocessor.

(II) After receiving HLD signal, in the next cycle, microprocessor releases the control of buses and generates HLDA (high) signal, which is connected to HLDA pin of the DMA controller.































































(III) When DMA controller receives HLDA signal, it generates  $\overline{DACK}$  (low) signal, which acknowledge the requesting peripheral.

(IV) At the same time, 8257 generates AEN (high) signal, which disables the microprocessor's demultiplexed address bus ( $A_1 - A_{10}$ ) by disabling the upper 8212, which is active low. AEN also blocks the control signals from the microprocessor, by disabling the 74LS27 chip, which is also active low. Now the control signal will be generated from the DMA controller.

(V) When AEN is high, ADSTB signal also goes high, which in combination with AEN, enables the lower S212 chip, to generate high order byte of the memory address ( $A_1 - A_{10}$ ).

(VI) The low-order memory address is generated by the DMA controller.

(VII) Data transfer continues until counter reaches zero.



# MICROPROCESSOR APPLICATIONS

# 5

## CHAPTER IN A NUTSHELL

### Microprocessor Application

Applications include such examples as the scanned LED display, the matrix keyboard and LCD etc.

### LCD (Liquid Crystal Display)

An LCD is used in system where low power consumption is necessary. Watches, calculators and consumer electronics displays are its examples.

### Interfacing a Matrix Keyboard

A matrix keyboard is commonly used as input device when more than eight keys are necessary instead of a linear format row of keys.

### Keyboard Display Controller 8279


It is a hardware approach to interface a matrix keyboard and a multiplexed display. The software approach to interface a matrix keyboard and a multiplexed display of seven segment LEDs is used.

### Key Features

- It provides error detection logic, which detects parity, overrun and framing errors.
- It has Modern Control Logic, which supports basic data set control signals.
- It provides error detection logic, which detects parity, overrun and framing errors.
- It has Modern Control Logic, which supports basic data set control signals.

- The display segment can provide a 16-character scanned display interval with such device as LEDs.
- This segment has  $16 \times 8$  RAM memory (RAM) which can be used to read/write information for displayed purpose.
- The display can be set up is either right entry or left entry format.
- Level converters MC 1488
- MC 1489
- Communication buses : Centronics IEEE 488
- Current loop
- RS 232C
- RS 422A and RS 423A

- Through interfacing these are of two types :
- Communication Buses



## PREVIOUS YEARS QUESTIONS

2. It supports standard asynchronous protocol with :
- 5 to 8 bit character format.
  - Odd, even or no parity generation and detection.
  - Baud rate from DC to 19.2 Kbaud.
  - False start bit detection.

### Prob.1 List the features of 8251.. [R.T.U.2019]

- Sol. Features of 8251 Microcontroller : The features of 8251 Microcontroller are namely:
1. The Intel 8251A is an universal synchronous and asynchronous communication controller.
  2. It supports standard synchronous protocol with :
  3. It has built in baud rate generator.
  4. It supports standard synchronous protocol with :

### Microprocessor and Interfaces

- 5 to 8 bit character format.
- Internal or external character synchronization.
- Automatic sync insertion.
- Baud rate from DC to 64 Kbaud.
- It allows full duplex transmission and reception.
- It provides double buffering of data both in the transmission section and in the receiver section.
- It has Modern Control Logic, which supports basic data set control signals.
- It provides error detection logic, which detects parity, overrun and framing errors.
- It has Modern Control Logic, which supports basic data set control signals.
- It provides error detection logic, which detects parity, overrun and framing errors.
- It has Modern Control Logic, which supports basic data set control signals.

### Sol. Block Diagram




Fig. : Schematic of Interfacing an RS-232 Terminal with an 8085 System using the 8251A

### Prob.2 Write difference between serial communication and parallel communication. [R.T.U.2017]

Sol. Serial and Parallel Communication : Data can be transmitted between a sender and a receiver in two main ways: serial and parallel.

Serial communication is the method of transferring one bit at a time through a medium.

Parallel communication is the method of transferring blocks, e.g. BYTES, of data at the same time.

0	1	0	0	0	0	1	0
---	---	---	---	---	---	---	---

### Prob.3 Explain Bus Interface Unit.

### Sol. Bus Interface Unit (BIU)

This unit handles all transfer of data and address on the buses, i.e., it sends out addresses, fetches instructions from memory, reads data from input port and memory, writes data to output port and memory.

The BIU includes 4 segments registers (each of 16 bits), called Code Segment (CS) Register, Data Segment (DS) Register, Stack Segment (SS) Register and Extra Segment (ES) Register and one offset register called Instruction Pointer (IP). In addition to these registers, the BIU has an array of 6 registers called queue.

reason, the internal connections in a computer, i.e., the busses, are linked together to allow parallel communication. However, the use of parallel communication for longer distance data communication is unfeasible for economic and practical reasons, i.e. amount of extra cable required and synchronisation difficulties. Therefore, all long distance data communications takes place over serial connections.

### Prob.3 Draw a schematic diagram to show how RS 232C cable is connected through 8251 to 8085. [R.T.U.2011]

**PART-B**

**Prob.5 Explain signals of RS-232C in detail [R.T.U. 2019]**

Sol. RS-232C : Fig. 1(b) shows the RS-232C 25-pin connector and its signals. The signals are divided into four groups : Data signals, Control signals, Timing signals, and Grounds. For data lines, the voltage level +3 V to +15 V is defined as logic 0; from -3 V to -15 V is defined as logic 1 (normally, voltage levels are  $\pm 12\text{V}$ ). This is negative true logic. However other signals (control and timing) are compatible with the TTL level. Because of incompatibility of the data lines with the TTL logic, voltage translators, called line drivers and line receivers, are required to interface TTL logic with the RS-232 signals, as shown in fig. 1(a). The line driver, MC1488, converts logic 1 into approximately -9 V and logic 0 into +9 V, as shown in fig. 1(a). Before it is received by the DCE, it is again converted by the line receiver, MC1489, into TTL-compatible logic. This raises the question : if the received signal is to be converted back to the TTL level, what is the reason, in the first place to convert transmitted signal to the higher level? The primary reason is that the standard was defined before the TTL level came into existence; before 1960, most equipment was designed to handle higher voltage. The other reason is that this standard provides a higher level of noise margin from -3V to +3V.




Fig. 1(a) : Minimum Configuration of RS-232C Signals and Voltage Levels

Pin No.	Signal Name	Pin	Functions
1	Protective Ground	11	Transmitter Driver (TxD) → DCE
2	Transmitted Data	10	Received Data (RxD) → DCE
3	DCE	9	Request to Send (RTS) → DCE
4	Received Data	8	Clear to Send (CTS) → DTE
5	Request to Send	7	Data Set Ready (DSR) → DTE
6	DSR	6	Ring Indicator
7	Signal Ground	5	Signal Quality Detector
8	Data Carrier Detect	4	Data Signal Rate Selector (DTE/DCE Source)
9	GND	3	Transmit Signal Element Timing (DTE Source)
10	DCE	2	Unused
11	General-purpose input to DTE, can be used as a handshake signal	1	(Reserved for Data Set Training)
12	Sec. Ring Line Sig. Detector	0	Sec. Clear to Send

Fig. 1(b) : RS-232C Signal Definitions and Pin Assignments

The minimum interface between a computer and a peripheral, requires three line pins 2, 3, and 7, as shown in fig. 1(a). These lines are defined in relation to the DTE, the terminal transmits on pin 2 and receives on pin 3. On the other hand, the DCE transmits on pin 3 and receives on pin 2. Now the dilemma is, How does a manufacturer define the role of its equipment? For example, the user may connect its microcomputer to a serial printer configured as a DTE. Therefore, to remain compatible with the defined signals of the RS-232C, the RS-232 cable must be reconfigured as shown in fig. 2(b). In figure 2 the microcomputer is defined as DTE, and it can be connected to the modem, as shown in without any modification in the RS-232 cable, as shown in fig. 2(a). However, when it is connected to the printer, the transmit and the receive lines must be crossed as shown in fig. 2(b), this is known as a null-modem connection.

Fig. 2 : (a) RS-232C Connections DTE to DCE and (b) DTE to DTE. Typically, data transmission with a handshake requires eight lines. Listed in Table 1. Specific functions of handshake lines differ in different peripherals and, therefore should be referred to in the manufacturers' manuals.

For high-speed transmission, the standards RS-422A and RS-423A are used. These standards use differential amplifiers to reject noise levels and can transmit data at higher speed with longer cable. The RS-422A allows a maximum speed of 10 kbaud for a 40-ft distance and 100 kbaud for 4000 ft. The RS-423A is limited to 100 kbaud for a 30-ft distance and 10 kbaud for 300 ft. Table 2 shows comparison of the three standards RS-232C, RS-422A, and RS-423A.

Fig. 2 : (a) RS-232C Connections DTE to DCE and (b) DTE to DTE. The same standard is used for communication between computers and peripherals and the roles of a data terminal and a modem have become ambiguous. The lines used for transmission and reception will differ, depending on the manufacturer's role definition of its equipment.

- Merits**
1. The advantage of current loop method is that signals are noise free.
  2. Suitable for transmission over a distance.

**Demerits**

1. The same standard is used for communication between computers and peripherals and the roles of a data terminal and a modem have become ambiguous.
2. The lines used for transmission and reception will differ, depending on the manufacturer's role definition of its equipment.

**Prob.6 Write short note on liquid crystal display.** [R.T.U. 2016]

**Sol. Liquid Crystal Display:** A liquid crystal display (LCD) is an output device. It is a handy method of providing a low-power consumption user interface. LCDs are everywhere. You probably have seen them as displays in watches, calculators, cellular phones, and even as a color television type monitor or a video camera. LCDs are available in monochrome as well as color displays. They are also available in two general categories:

- (1) Character display
  - (2) Graphic dot matrix style display
- In general, a LCD display consists of two panes of polarized glass with a liquid suspended between the two panes. The liquid between the two panes of glass may be of

either the twisted nematic (TN) or super twisted nematic (STN) type. In general, the TN technology is less expensive but it has poorer contrast and a narrower viewing angle than the STN technology. Whichever technology is employed, characters and graphics are formed within the display by arranging the liquid crystals into segments. When the individual liquid crystal segments are properly excited, their optical properties may be adjusted to transmit or reflect light such that characters or graphics are formed.

Features available on LCDs include different color panels, backlit displays for easier viewing, many different configurations of characters per line, number of lines and a number of dot matrix formats. All intelligent LCDs are controlled by a microprocessor that is provided with and affixed to the backside of the LCD display. The microprocessor takes the input provided to the LCD module into the proper excitation to display the input. The microprocessor is equipped with a ROM to store a character library and a RAM that holds character currently being displayed. So when you establish an interface between the 68HC12 and the LCD display, you are actually establishing an interface between two processors.

**Prob.7 What is the difference between microprocessor and microcontroller?** [R.T.U. 2015]

**Sol.** A microprocessor is an integrated circuit which only has CPU inside it. It only has programming capabilities like Intel Pentium processors. It doesn't have any memory like RAM and ROM and other peripheral on the chip. These are all external, each instruction will need external operation, hence it is relatively slower. They have less number of registers and more operations are memory based. It finds application in Laptops and Desktop PCs. Microprocessors can be used to perform numerous tasks like developing software, games, photo and video editing. These tasks are not specific in input and output and depends on the usage. These tasks also require more resources like high RAM and various I/O ports and hence can't be embedded on a single chip. For the same reason their cost is very high. The microprocessors operate at very high clock rate at around 1-2 GHz as they have to perform very complex tasks and perform them quickly.

A micro-controller on the other hand has some fixed amount of RAM, ROM and other peripherals along with the CPU on a single chip. It is also termed as a mini computer. Since components are internal, most of the operations are

NL92

internal instruction, hence speed is fast. They also have more number of registers than microprocessors. They perform some specific tasks where the relationship between input and output is defined. Since they have a specific application, they need small resources like RAM and I/O ports and hence can be embedded on a single chip. As they have limited tasks they are far cheaper than microprocessors. Micro-controllers find applications in various places like in cars, bikes, washing machines, mp3, key-board, mouse, pen-drive and many others.

They operate at low frequency of about 30 MHz in comparison to 1 GHz speed of micro-processors.

**Prob.8 Write short note on 8257.** [R.T.U.2014]

**Sol.** The 8257 is a 40-pin Intel IC which is a programmable DMA controller. It is a 4-channel direct memory access(DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory.

The system bus is acquired via the CPU's hold function. The 8257 has priority logic that resolves the peripheral requests and issues a composite hold request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete.




Fig. : 8257 block diagram

Microprocessor and Interfaces

During the internal operation, the microprocessor should continue to check the busy flag ( $DB_7$ ) by asserting the enable signal (E) low-high-low until the controller resets the flag.

**Sol.** An LCD consists of crystal material placed between two plates. The crystal material can pass or block the light that passes through; thus it creates a display.

Data Bus




Fig. 1

To display a character, certain segments or dot are driven by a square wave pattern, which is supplied by a built-in driver. The driver is interfaced with the processor (8085) using signals such as data lines, enable, chip select and read/write.

Fig. 1 shows 20 character X 2-line dot matrix LCD module using 8255. The built-in controller/driver (HD 44780) is 14-pin, 8 bits( $DB_0$ - $DB_7$ ) are data lines, E, RS, R/W are for control signals, V<sub>cc</sub>, V<sub>ss</sub>, V<sub>dd</sub> are for power supply and ground. The controller has two 8-bit control registers.

1. Instruction registers for commands
2. Data registers for data.

Microprocessor can write command when RS is low

and data when RS is high. When microprocessor writes one of the registers, the controller sets data line DB<sub>7</sub> high as a busy flag. After the controller completes its internal operation, it resets the busy flag. Finally, to display a message, the LCD controller must be initialized by writing into the IR Register.

- Timing diagram (fig. 2) shows that after selection of a register (R and DR) by RS, the  $\overline{RD}$ -signal is asserted and enable signal is pulsed low-high-low.
- At trailing edge of enable signal, the controller sets the flag(data line DB<sub>7</sub>) and executes the internal operation of either writing a command or displays a character.

NL93

The address line of 8085 microprocessor, A<sub>7</sub>-A<sub>2</sub> are connected to the decoder 74LS138 and remaining two address lines A<sub>1</sub> and A<sub>0</sub> will be connected directly to the 8255A.

- (3) SN 75492-Digit Driver : It has six darlington pairs in package. To display a digit, the seven segment code for the digit is sent to port A the corresponding cathode is turned on and off in sequence.
- (4) SN 75491 Segment Driver : It has six darlington pairs in package. To display a digit, the seven segment code for the digit is sent to port A the corresponding cathode is turned on and off in sequence.




Fig. 2

**Prob.10 Explain the application of microprocessor in Interfacing scanned multiplexed display and liquid crystal display.** [R.T.U.2013]

**Sol.** Interfacing of Scanned Multiplexed Displays : For interfacing a seven segment LED using 8255, we need one I/O port and a driver for LED to display one hex digit. To overcome this problem we use multiplexing, whereby the data lines and output ports are time shared by various seven segment LEDs.

The basic circuit for multiplexed display is shown in Fig. 1. One port (P<sub>A</sub>) to drive the LED segments. The circuit has two output ports.

- (1) Port (P<sub>A</sub>) to turn on the corresponding cathodes since it is common cathode seven segment LED.
- (2) Port (P<sub>B</sub>) to turn on the corresponding segments.



Port P<sub>A</sub> is connected to the base of the Darlington pair transistor. Port P<sub>B</sub> is connected to the collector of the Darlington pair transistor. The collector of the Darlington pair is connected to the cathode of the seven segment LED.

Fig. 1: Address Decoding

- (5) Each seven segment LED is turned on an off sequentially.

(6) The cycle is repeated fast enough that the display appears stable. This is known as scanned displays.

- (7) SN 75491 Segment Driver
  - Pin A, the base of the transistor, is connected to one of the data lines of O/P port and emitter E is connected to one of the LED segments.
  - Similarly, the base of the driver is tied to +5V through a resistor to turn on the drive safely.



**Fig. 3 : Scanned Multiplexed Display**  
Liquid crystal display : An LCD is used in systems where low power consumption is necessary. An LCD display consists of crystal material placed between two plates in the form of a dot matrix.

- Crystal material is arranged in segments or in the form of a dot matrix.
- The crystal material can pass or block the light that passes through; thus it creates a display.
- To display a character, certain segments or dots are driven by a square wave pattern, which is supplied by a built-in driver.
- This driver is interfaced with the processor using signals such as data lines, enable, read/write and chip select.

For interfacing a 20-character X2-line dot matrix LCD using 8255 following circuit diagram is used:



**Sol. MC-1488 and 1489**  
MC-1488 : The MC-1488 is a quad line driver, used to interface DTE and DCE through RS-232C bus standard. It converts TTL logic ( $+3.4\text{ V}$ ) and  $+9\text{ V}$  into TTL-logic 0 (approximately  $0.2\text{ V}$ ). The pin diagram of MC-1489 is shown in fig. (b).

The MC-1489 contains four receivers and each receiver converts a RS-232C level signal to TTL level signal. Fig. 5 : Pin Diagram of (a) MC-1488 (b) MC-1489

**Fig. 5 : Pin Diagram of (a) MC-1488 (b) MC-1489**  
MC-1489 : The MC-1489 is a quad line receiver to interface DTE and DCE through RS-232C bus standard. It converts RS-232 output into TTL-compatibile logic, i.e.,  $-9\text{ V}$  into TTL-logic 1 (approximately  $+3.4\text{ V}$ ) and  $+9\text{ V}$  into TTL-logic 0 (approximately  $0.2\text{ V}$ ). The pin diagram of MC-1489 is shown in fig. (b).

The MC-1489 contains four receivers and each receiver converts a RS-232C level signal to TTL level signal.



**Prob.11 Write short note on MC 1488 and MC 1489.**  
[R.T.U. 2010]

**Prob.12 Explain RS422A Standard in detail.**[R.T.U. 2019]

This LCD can be interfaced with a 4-bit and 8-bit data bus. The pin diagram of LCD includes 8-bit data lines (DB<sub>7</sub>-DB<sub>0</sub>), three control signals (RS-Register select R/W and enable). The LCD controller has two 8-bit control registers-LR (Instruction Register) for commands and a data register(DR) for data. Microprocessor write commands when RS is low and write data when RS is high.

**Timing diagram for read and write instruction**

- Fig. shows the timing diagram of the read and write operation.



**Fig. 1 : Pin Diagram of (a) MC-1488 (b) MC-1489**

**Fig. 1 : RS 422A Interface circuit**  
A basic RS 422A circuit has a data line driver, differential transmission line and loads, where a load may consist of one or more receivers (R) and the line termination resistor (R<sub>L</sub>) as shown in Fig. 1.

Following tables-1 and 2 shows the driver and receiver requirements for RS 422A

**Table 1 : RS 422A driver requirements**


Parameter	Specification
Driver output impedance	100 Ω or less
Differential output voltage	2.0 V to 6.0 V
Difference between opposite polarity differential output voltages	less than 0.4 V

The driver output offset voltage ( $V_{os}$ ) measured from the junction of the two  $50\text{ Ω}$  terminator and driver ground

Driver output current  
Output off-state leakage current  
Output voltage transition time (tr)

Overshoot and undershoot magnitudes  
where  $V_{ss}$  is the difference between the two steady state values of the output

ended drivers and receivers E/A standard introduced RS 422A which uses low impedance differential signals. This standard achieves transmission rates from 100 Kbps to 10 Mbps. RS 422A is used for balanced transmission. It supports transmission distance which is greater than 1000 m. RS 422A use a low impedance signal which is a differential signal.



**Table 2 : RS 422A receiver requirements**

Parameter	Specification
Differential data input threshold sensitivity	$\pm 200\text{ mV}$
Input impedance	Greater than or equal to $4\text{ kΩ}$

**Sol. RS 422A :** High speed data transmission between computer system components and peripherals over very long distance, under high noise condition is very difficult with single ended driver and receivers. As an improvement over single ended driver and receiver for EIA RS 422A standard, respectively.

Prob.13 Explain Parallel Interface-Centronics & IEEE 488 in detail.

[R.T.U. 2019]

**Sol. Centronics :** A standard 36 pin parallel interface for connecting printers and other devices to a computer. It defines the plug, socket and signals used and transfers data asynchronously up to 200 kbytes/sec. The plug has 18 contacts each on the top and bottom. The socket contains one opening with matching contacts.

This de facto standard was developed by Centronics Corporation, maker of the first successful dot matrix printers. Centronics Data Computer Corporation was a pioneering American manufacturer of computer printers, now remembered only for the parallel interface that bears their name.

The Centronics interface provides a handshake protocol between a computer and a printer and supports a maximum data transfer speed of about 100 kbs. The printer side of the interface is a 36 pin connector and the PC side is a 25 pin D type connector. The PC uses 36 pin flat cable in which every alternative wire is for the ground. Most of the signals should have twisted pair wiring in the cable. The signals are TTL level signals and the twisted pair return ground wire for each signal is connected to the signal ground level. To prevent noise effects the twisted pair wires are shielded and the shield is connected to the chassis ground in the system box.

Figure shows the signals in the centronics interface. Since a PC uses 25 pin connector, there is a shortage of pins for four twisted pair return signals. Usually, four data signals don't have twisted pair wires. The pin configurations for both printer side and PC side are listed.




Fig. : Signals in Centronics Interface

B.Tech. (IV Sem.) C.S. - Solved Papers

IEEE 488 : It is known as General Purpose Interface Bus (GPIB). GPIB is designed by Hewlett Packard so it is also called as HPIB ( Hewlett Packard Interface Bus ). The GPIB is accepted as standard by IEEE.

So it has been give a number IEEE 488. The GPIB is basically designed to interface instruments to computers such as signal generator, digital voltmeters, printers, etc. as shown in Fig.

The IEEE 488 has three group of buses as shown in Fig.

(i) Bidirectional data lines  
(ii) Management lines  
(iii) Handshake signals

(iv) Bidirectional Data Lines : These are eight lines used to transfer 8 bit of information.

(v) Management Lines : The GPIB has five management lines which are used to manage data transfer on D<sub>0</sub>–D<sub>7</sub>, the different signals are :

- (a) IFC (Interface Clear)
- (b) ATN (Attention)
- (c) SRQ (Service Request)
- (d) REN (Remote Enable)
- (e) EOI (End of Identity)

(vi) Handshake Signals : These are five lines generated by controller. It is used to force the instruments in system to a known or predetermined state. It is similar to system reset signal issued by controller to reset the system.

(vii) SRQ (Service Request) : This is an input signal to the controller generated by peripherals. It is an interrupt signal requesting service of controller.

(viii) REN (Remote Enable) : This is an output signal by controller used to enable the instrument to be controlled by the system. If REN is not generated the instrument will be controlled by its front panel controls.

(ix) EOI (End of Identity) : This is an input signal to controller generally generated by talker to indicate end of data transfer.

(x) Handshake Signals : The IEEE 488 has three handshake signals which helps in data transfer, these are :

(a) DAV (Data Valid)

(b) NRFD (Not Ready for Data)

(c) NDAC (Not Data Accepted)

The signals DAV, NRFD and NDAC are open collector active low signals. Since it has open collector structure any listener can pull NRFD low to indicate it is not ready for data. The NRFD line will not go high to indicate its readiness unless all the addressed listeners has released it.

Similarly, any listener can pull NDAC low to indicate it has not accepted data. The NDAC line will not go high to indicate data accepted unless all listener accepts data.

Prob.14 Explain the organization and architecture of 8251 (USART) with a functional block diagram.

[R.T.U. 2019]

**OR**

USART 8251 with

How can you interface 8085? Explain.

Microprocessor and Interfaces

reader, frequency counter etc. All the examples of talker will be in input devices.

3. Controller : These are instruments which initialises and controls the other instruments in the system. It also gives service to all devices and decides the sequence for the devices.

The IEEE 488 has three group of buses as shown in Fig. (i) Bidirectional data lines  
(ii) Management lines  
(iii) Handshake signals

(iv) Bidirectional Data Lines : These are eight lines used to transfer 8 bit of information.

(v) Management Lines : The GPIB has five management lines which are used to manage data transfer on D<sub>0</sub>–D<sub>7</sub>, the different signals are :

- (a) IFC (Interface Clear)
- (b) ATN (Attention)
- (c) SRQ (Service Request)
- (d) REN (Remote Enable)
- (e) EOI (End of Identity)

(vi) Handshake Signals : These are five lines generated by controller. It is used to force the instruments in system to a known or predetermined state. It is similar to system reset signal issued by controller to reset the system.

(vii) SRQ (Service Request) : This is an input signal to the controller generated by peripherals. It is an interrupt signal requesting service of controller.

(viii) REN (Remote Enable) : This is an output signal by controller used to enable the instrument to be controlled by the system. If REN is not generated the instrument will be controlled by its front panel controls.

(ix) EOI (End of Identity) : This is an input signal to controller generally generated by talker to indicate end of data transfer.

(x) Handshake Signals : The IEEE 488 has three handshake signals which helps in data transfer, these are :

(a) DAV (Data Valid)

(b) NRFD (Not Ready for Data)

(c) NDAC (Not Data Accepted)

The signals DAV, NRFD and NDAC are open collector active low signals. Since it has open collector structure any listener can pull NRFD low to indicate it is not ready for data. The NRFD line will not go high to indicate its readiness unless all the addressed listeners has released it.

Similarly, any listener can pull NDAC low to indicate it has not accepted data. The NDAC line will not go high to indicate data accepted unless all listener accepts data.

Prob.14 Explain the organization and architecture of 8251 (USART) with a functional block diagram.

[R.T.U. 2019]

**OR**

USART 8251 with

How can you interface 8085? Explain.

Microprocessor and Interfaces

Reader, Frequency Counter etc. All the examples of talker will be in input devices.

3. Controller : These are instruments which initialises and controls the other instruments in the system. It also gives service to all devices and decides the sequence for the devices.

The IEEE 488 has three group of buses as shown in Fig. (i) Bidirectional data lines  
(ii) Management lines  
(iii) Handshake signals

(iv) Bidirectional Data Lines : These are eight lines used to transfer 8 bit of information.

(v) Management Lines : The GPIB has five management lines which are used to manage data transfer on D<sub>0</sub>–D<sub>7</sub>, the different signals are :

- (a) IFC (Interface Clear)
- (b) ATN (Attention)
- (c) SRQ (Service Request)
- (d) REN (Remote Enable)
- (e) EOI (End of Identity)

(vi) Handshake Signals : These are five lines generated by controller. It is used to force the instruments in system to a known or predetermined state. It is similar to system reset signal issued by controller to reset the system.

(vii) SRQ (Service Request) : This is an input signal to the controller generated by peripherals. It is an interrupt signal requesting service of controller.

(viii) REN (Remote Enable) : This is an output signal by controller used to enable the instrument to be controlled by the system. If REN is not generated the instrument will be controlled by its front panel controls.

(ix) EOI (End of Identity) : This is an input signal to controller generally generated by talker to indicate end of data transfer.

(x) Handshake Signals : The IEEE 488 has three handshake signals which helps in data transfer, these are :

(a) DAV (Data Valid)

(b) NRFD (Not Ready for Data)

(c) NDAC (Not Data Accepted)

The signals DAV, NRFD and NDAC are open collector active low signals. Since it has open collector structure any listener can pull NRFD low to indicate it is not ready for data. The NRFD line will not go high to indicate its readiness unless all the addressed listeners has released it.

Similarly, any listener can pull NDAC low to indicate it has not accepted data. The NDAC line will not go high to indicate data accepted unless all listener accepts data.




Fig.

Prob.14 Explain Parallel Interface-Centronics & IEEE 488 in detail.

[R.T.U. 2019]

7. The device which requires serial communication with processor can be connected to this 9-pin D-type connector using 9-core cable.

8. The signals TxEMPTY, TxRDY, and RxRDY can be used as interrupt signals to initiate interrupt driver data transfer between 8085 and 8251.

I/O addresses of 8251 interfaced to 8085 is

Internal device of 8251	Binary address input & enable	Input to address pin of 8251	Hex address
A <sub>7</sub> , A <sub>6</sub> , A <sub>5</sub> , A <sub>4</sub> , A <sub>3</sub> , A <sub>2</sub> , A <sub>1</sub> , A <sub>0</sub>			
Data Buffer	0 0 1 X X 0	X X 0	20
Control register	0 0 1 0 X X 1	X X 1	21

Prob.15 Explain serial communication controller USART  
8251. Explain its all modes with example. [R.T.U. 2017]

Sol. **Serial Communication:** Using 8251 : 8251 is a Universal Synchronous and Asynchronous Receiver and Transmitter compatible with Intel's processors. This chip converts the parallel data into a serial stream of bits suitable for serial transmission. It is also able to receive a serial stream of bits and convert it into parallel data bytes to be read by a microprocessor.

### 1. Basic Modes of Data Transmission

- (a) Simplex
- (b) Duplex
- (c) Half Duplex

(a) **Simplex Mode:** Data is transmitted only in one direction over a single communication channel. For example, the processor may transmit data for a CRT display unit in this mode.

(b) **Duplex Mode:** In duplex mode, data may be transferred between two transceivers in both directions simultaneously.

(c) **Half Duplex Mode :** In this mode, data transmission may takes place in either direction, but at a time data may be transmitted only in one direction. A computer may communicate with a terminal in this mode. It is not possible to transmit data from the computer to the terminal and terminal to computer simultaneously.

The data buffer interfaces the internal bus of the circuit with the system bus. The read / write control logic controls the operation of the peripheral depending upon the operations initiated by the CPU decides whether the address on internal data bus is control address / data address. The modem control

WR: This is an active-low chip select input of 8251A. If it is high, no read or write operation can be carried out on 8251. The data bus is tristated if this pin is high.

CLK: This input is used to generate internal device timings and is normally connected to clock generator output. This input frequency should be at least 10 times greater than the receiver or transmitter data bit transfer rate.

RESET: A high on this input forces the 8251A into an idle state. The device will remain idle till this input signal again goes low and a new set of control word is written into it. The minimum required reset pulse width is 6 clock states, for the proper reset operation.

TXC (Transmitter Clock Input): This transmitter clock input controls the rate at which the character is to be transmitted. The serial data is shifted out on the successive negative edge of the TXC.

TXD (Transmitted Data Output): This output pin carries serial stream of the transmitted data bits along with other information like start bit, stop bits and parity bit, etc.

RXC (Receiver Clock Input): This receiver clock input pin controls the rate at which the character is to be received.

RXD (Receive Data Input): This input pin of 8251A receives a composite stream of the data to be received by 8251A.

RXDY (Receiver Ready Output): This output indicates that the 8251A contains a character to be read by the CPU.

TXRDY - Transmitter Ready: This output signal indicates to the CPU that the internal circuit of the transmitter is ready to accept a new character for transmission from the CPU.

DSR - Data Set Ready: This is normally used to check if data set is ready when communicating with a modem.

DTR - Data Terminal Ready: This is used to indicate that the device is ready to accept data when the 8251 is communicating with a modem.

C/D: (Control Word/Data): This input pin, together with RD and WR inputs, informs the 8251A that the word on the data bus is either a data or control word/ status information. If this pin is 1, control / status is on the bus, otherwise data is on the bus.

- RD: This is an 8-bit data bus used to read or write status, command word or data from or to the 8251A.
- C/D: (Control Word/Data): This input pin, together with RD and WR inputs, informs the 8251A that the word on the data bus is either a data or control word/ status information. If this pin is 1, control / status is on the bus, otherwise data is on the bus.
- D0 - D7: This is an 8-bit data bus used to read or write status, command word or data from or to the 8251A.
- RTS - Request to Send Data: This signal is used to communicate with a modem.
- TXE - Transmitter Empty: The TXE signal can be used to indicate the end of a transmission mode.

### 3. Operating Modes of 8251

- (a) Asynchronous mode
- (b) Synchronous mode

(a) **Asynchronous Mode (Transmission) :** When a data character is sent to 8251A by the CPU, it adds start bits prior to the serial data bits, followed by optional parity bit and stop bits using the asynchronous mode instruction control word format. This sequence is then transmitted using TXD output pin on the falling edge of TXC.




Fig. : Serial Communication Interface 8251

The transmission control unit transmits the data byte received by the data buffer from the CPU for serial communication. The transmission rate is controlled by the input frequency. Transmit control unit also derives two transmitter status signals namely TXRDY and TXEMPTY which may be used by the CPU for handshaking.

The transmit buffer is a parallel to serial converter that receives a parallel byte for conversion into a serial signal for further transmission. The receiver control unit decides the receiver frequency as controlled by the RXC input frequency. The receiver control unit generates a receiver ready (RXRDY) signal that may be used by the CPU for handshaking. This unit also detects a break in the data string while the 8251 is in asynchronous mode. In synchronous mode, the 8251 detects SYNC characters using SYNDET/ BD pin.

### 2. Signal Description of 8251

- D0 - D7: This is an 8-bit data bus used to read or write status, command word or data from or to the 8251A.
- C/D: (Control Word/Data): This input pin, together with RD and WR inputs, informs the 8251A that the word on the data bus is either a data or control word/ status information. If this pin is 1, control / status is on the bus, otherwise data is on the bus.
- RD: This active-low input to 8251A is used to inform it that the CPU is reading either data or status information from its internal registers. This active-low input to 8251A is used to inform it that the CPU is writing data or control word to 8251A.

(b) **Synchronous Mode (Transmission) :** On RxD input line marks a start bit. The receiver requires only one stop bit to mark end of the data bit string, regardless of the stop bit programmed at the transmitting end. The 8-bit character is then loaded into the parallel I/O buffer of 8251. RXRDY pin is raised high to indicate the CPU that a character is ready for it. If the previous character has not been read by the CPU, the new character replaces it, and the overrun flag is set indicating that the previous character is lost.

(b) **Synchronous Mode (Transmission) :** The TXD output is high until the CPU sends a character to 8251 which usually is a SYNC character. When CTS line goes low, the first character is serially transmitted out. Characters are shifted out on the falling edge of TXC. Data is shifted out at the same rate as TXC, over TXD output line. If the CPU buffer becomes empty, the SYNC character or characters are inserted in the data stream over TXD output.

**Synchronous Mode (Receiver) :** In this mode, the character synchronization can be achieved internally or externally. The data on RxD pin is sampled on rising edge of the RXC. The content of the receiver buffer is compared with the first SYNC character at every edge until it matches. If 8251 is programmed for two SYNC characters, the subsequent received character is also checked. When the characters match, the hunting stops. The SYNDET pin set high and is reset automatically by a status read operation. In the external SYNC mode, the synchronization is achieved by applying a high level on the SYNDET input pin that forces 8251 out of HUNT mode. The high level can be removed after one RXC cycle. The parity and overrun error both are checked in the same way as in asynchronous mode.

**Command Instruction Definition**

The command instruction controls the actual operations of the selected format like enable transmit/receive, error reset and modem control. A reset operation returns 8251 back to mode instruction format.

**Status Read Definition**

This definition is used by the CPU to read the status of the active 8251 to confirm if any error condition or other conditions like the requirement of processor service has been detected during the operation.

- (a) Explain RS232 interface protocol.  
 (b) Explain interfacing of 4x4 key pad with 8085 using 8255.

[R.T.U. 2017]

Sol.(a) Refer to Prob.5.

Sol.(b) Port A is used as output port for selecting a row of keys while Port B is used as an input port for sensing a closed key. Thus the keyboard lines are selected one by one through port A and the port B lines are polled continuously till a key closure is sensed. The routine DEBOUNCE is called for key debouncing. The key code is depending upon the selected row and a low sensed column.




Fig. 1 : Interfacing 4x4 Keyboard

The higher order lines of port A and port B are left unused. The address of port A and port B will respectively be 8000H and 8002H while address of CWR will be 8006H. The flow chart of the complete program is as given. The control word for this problem will be 82H. Code segment CS is used for storing the program code.

**Key Debounce :** Whenever a mechanical push-button is pressed or released once, the mechanical components of the key do not change the position smoothly; rather it generates a transient response.




Fig. 2 : Flow Chart

### Microprocessor and Interface

- (iv) RD—Read : When this signal goes low, the MPU either reads a status from the status register or accepts (inputs) data from the data buffer. This is connected to either  $\overline{IOR}$  or  $\overline{MEMR}$ .

(v) RESET—Reset : A high on this input resets the 8251 A and forces it into the idle mode.

(vi) CLK—Clock : This is the clock input, usually connected to the system clock. This clock does not control either the transmission or the reception rate. The clock is necessary for communication with the microprocessor.

**Control Register :** This 16-bit register for a control word consists of two independent bytes; the first byte is called the mode instruction (word) and the second byte is called the command instruction (word). This register can be accessed as an output port when the  $C\bar{D}$  pin is high.

**Status Register :** This input register checks the ready status of a peripheral. This register is addressed as an input port when the  $C\bar{D}$  pin is high; it has the same port address as the control register.

#### 3. Transmit Buffer

The transmit buffer accepts parallel data from the CPU, adds the appropriate framing information, serializes it and transmits it on the TXD pin on the falling edge of  $\overline{TxC}$ .

#### 4. Transmit Control

It manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

**TxDY (Transmit Ready) :** This output signal indicates CPU that buffer register is empty and the USART is ready to accept a data character. It can be used as an interrupt to the system or for polled operation. The CPU can check TxRDY using the status read operation. This signal is reset when a data byte is loaded into the buffer register.

**TxE (Transmitter Empty) :** This is an output signal. A high on this line indicates that the output buffer is empty. In the synchronous mode, if the CPU has failed to load a new character in time, TxE will go high momentarily as SYN characters are loaded into the transmitter to fill the gap in transmission.

**TXC (Transmitter Clock) :** This clock controls the rate at which characters are transmitted by USART. In the synchronous mode  $\overline{TxC}$  is equivalent to the baud rate and is supplied by the modem. In asynchronous mode  $\overline{TxC}$  is 1, 16 or 64 times the baud rate. The clock division is programmable. It can be programmed by writing proper mode word in the mode set register.

#### 5. Receiver Buffer

The receiver accepts serial data on the RxD line, converts this serial data to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU.

**(ii) CD — Control Data :** When this signal is high, the 8251A is selected by the MPU for communication. This is usually connected to a decoded address bus. The control register and the status register are differentiated by WR and RD signals, respectively.

(iii) WR—Write : When this signal goes low, The MPU either writes in the control register or sends output to the data buffer. This is connected to  $\overline{IOW}$  or  $\overline{MEMW}$ .

again. If the line is still low, a valid START bit is detected and the 8251A proceeds to assemble the character. After successful reception of a START bit the 8251A receives data, parity and STOP bits and then transfers the data on the receiver input register. The data is then transferred into the receiver buffer register.

**In the synchronous mode** the receiver simply receives the specified number of data bits and transfers them to the receiver input register and then to the receiver buffer register.

#### 6. Receiver Control

It manages all receiver-related activities. Along with data reception, it does false start bit detection, parity error detection, framing error detection, sync detection and break detection.

**RxDV (Receiver Ready)** : This is an output signal. It goes high (active), when the USART has a character in the buffer register and is ready to transfer it to the CPU.

This line can be used either to indicate the status in the status register or to interrupt the CPU. This signal is reset when a data byte from receiver buffer is read by the CPU.

**RxC (Receiver Clock)** : This clock controls the rate at which the character is to be received by USART in the synchronous mode.  $\overline{RxC}$  is equivalent to the baud rate and is supplied by the modem. In asynchronous mode  $\overline{RxC}$  is 1, 15 or 64 times the baud rate. The clock division is programmable. It can be programmed by writing proper mode word in the mode set register.

**7. Modem Control**

The 8251 has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. It provides control circuitry for the generation of  $\overline{RTS}$  and  $\overline{DTR}$  and the reception of  $\overline{CTS}$  and  $\overline{DSR}$ .

In addition, a general purpose inverted output and a general purpose input are provided. The output is labeled  $\overline{DTR}$  and the input is labeled  $\overline{DSR}$ .  $\overline{DTR}$  can be asserted by setting bit 2 of the command instruction;  $\overline{DSR}$  can be sensed as bit 7 of the status register. When used as a modem control signal  $\overline{DTR}$  indicates that the terminal is ready to communicate and  $\overline{DSR}$  indicates that it is ready for communication.

Pin Description													
D <sub>1</sub>	1	28	D <sub>1</sub>										
D <sub>2</sub>	2	27	D <sub>2</sub>										
D <sub>3</sub>	3	26	V <sub>cc</sub>										
RxD	4	25	$\overline{RxC}$										
GND	5	24	$\overline{DTR}$										
D <sub>4</sub>	6	23	$\overline{RTS}$										
D <sub>5</sub>	7	22	$\overline{DSR}$										
D <sub>6</sub>	8	21	RESET										
CSD	9	20	CLK										
$\overline{TxC}$	10	19	T <sub>D</sub>										
CS	11	18	T <sub>XEMPTY</sub>										
CSD	12	17	$\overline{CTS}$										
RD	13	16	SYNDET/BD										
RxDV	14	15	T <sub>XRDY</sub>										

Fig. 2 : Pin Configuration Description

Table 1 : The 8251: Pin Description




Fig. 3 : Status Word Format

Fig. 4

Prob.18 Write short note on :

(a) RS232 C and RS 422 A

(b) Centronics : Refer to Prob.13.

Sol.(c) IEEE 488 : Refer to Prob.13.

|R.T.U. 2016|

Sol.(a) RS232 C : Refer to Prob.5.  
RS 422 A : Refer to Prob.12.  
Sol.(b) Centronics : Refer to Prob.13.  
Sol.(c) IEEE 488 : Refer to Prob.13.

Prob.19(a) Compare RS-422A and RS-423A serial data standards.

(b) Briefly describe the communication standards

RS-232 C and IEEE 488 by showing configurations.

|R.T.U. 2015|

Sol. (a) RS-422A is widely used a differential data transmission standard designed to transmit data at high rate of upto 10 Mb/sec and over distances upto 4000 ft. It is also specified for multi-drop (party-line) applications where only one driver is connected to and transmits on a bus of upto 10 receivers. It helps nullify the effect of ground shifts and noise signals which can appear in a network. It doesn't support

variable skew-rate. It is 5 times faster than the single-ended RS-232 data transmission standard which was introduced in 1962. It is useful in applications where noise immunity is an issue. It is often used in the construction of "Quasi" multi-drop networks (4-wire). It is also commonly used as extender of RS-232.

On the other hand RS-423A is a single-ended data transmission standard which is a successor to the RS-232 standard. There were many computers in the old days which used serial ports with RS-232 interface. RS-423A was used back then because of its backward compatibility with RS-232. It also allows higher data transmission rates and longer cable lengths. The transmission rate is usually less than RS-422A (around 100 Kbs). The above rates are achieved due to its support for variable skew-rate. The skew-rate is set depending on the transmission rate and cable length. The skew-rate for RS-232 was fixed at the speed of 30 V/us. It needs a system with noise immunity otherwise it won't be able to transmit data at high rate.

Sol.(b) Standard RS 232C and IEEE 488 : The bus is a communication path between the microprocessors or peripherals, it is nothing but a group of wires to carry bits. Standard of Bus : The serial I/O technique is commonly used to interface terminals, printers, and modems.




Fig. 5 : Minimum Configuration of RS-232C Signals and Voltage Levels

These peripherals and computers are designed and manufactured by various manufacturers. Therefore, a common understanding must exist, among various manufacturing and user groups, that can ensure compatibility among different equipments. When this understanding is defined and generally accepted in industry (and by users), it is known as a Standard. A standard is normally defined by a professional organization (such as IEEE-Institute of Electrical and Electronics

Engineers); however, occasionally, a widespread practice can become a de facto standard. A standard may include such items as assignment of pin positions for signals, voltage levels, speed of data transfer, length of cables and mechanical specifications.

In serial I/O, data can be transmitted as either current or voltage. Typically, 20 mA (or 60 mA) current loops are used in teletype equipment. When a teletype is marking or at logic 1, current flows, when it is at logic 0 (or Space), the current flow is interrupted. The advantage of the current loop method is that signals are relatively noise-free and are suitable for transmission over a distance.

When data are transmitted as voltage, the commonly used standard is known as RS-232C. It is defined in reference to Data Terminal Equipment (DTE) and Data Communication Equipment (DCE)—terminal and modem—as shown in fig.; however, its voltage levels are not compatible with TTL logic levels. The rate of data transmission in RS-232C is restricted to a maximum of 20 kbaud and a distance of 50 ft. For high speed data transmission, two new standards like—RS-422A and RS-423A have been developed in recent years; however, they are not yet widely used.

To appreciate the difficulties and confusion in this standard, one has to examine its historical background. The RS-232 standard was developed during the initial days of computer time sharing, long before the existence of TTL logic, and its primary focus was to have compatibility between a terminal and a modem. However, the same standard is now being used for communications between computers and peripherals, and the roles of a data terminal and a modem have become ambiguous. Should a computer be considered a terminal on a modem? The answer is that it can be either. Therefore the lines used for transmission and reception will differ, depending on the manufacturer's role-definition of its equipment.

RS-232C : Refer to Prob. 5.

IEEE 488 : Refer to Prob. 13.

Prob.20 Write short note on :

(a) Interfacing a matrix keyboard using 8255  
(b) 8085 MPU design. |RTU 2012|

**Sol. (a) Interfacing a Matrix Keyboard using 8255 :**  
Fig. 1 shows a matrix keyboard with 20 keys. The keyboard has five rows and four columns. The 1st 16 Keys in a sequence will represent data 0 to F in Hex and the remaining four will represent various functions such as store and execute. The circuit shows that the rows are connected to port C and columns are connected to port B of 8255.

B.Tech. (IV Sem.) C.S. Solved Papers

Microprocessor and Interfaces




Fig. 1 : Interfacing a Matrix Keyboard

In this fig. 1, the columns and rows make contact only when a key is pressed; otherwise they remain high (+5V). When a key is pressed, the key must be identified by its column and row and the intersection of the column and row must change from high to low. This can be accomplished as explained in following steps:

1. Ground all the rows by sending logic 0 through the output port.
2. Check the columns by reading the input port. If no key is pressed, all columns remain high continue to repeat step 1 and 2 until the reading indicates a change.
3. When one of the keys is pressed, the corresponding column goes low, identify and decode the key.




Fig. 2: Address Decoding

The MPU design can be divided into the following segments:

(i) Address Bus

(ii) Data Bus

(iii) Control Signals

(iv) Frequency and Power Requirements

(v) Externally Triggered Signals (Reset, Interrupts etc.)

(vi) Address Bus : The 8085 has a multiplexed bus; it must be demultiplexed so that general-purpose memory devices can be used. We must use bus drivers to provide sufficient driving capacity.

Fig. (1) shows the 74LS244, an octal bus driver used with high order address bus to increase its driving capacity. The 8085 buses can source 400  $\mu$ A ( $I_{OH} = 400 \mu$ A) and sink 2mA ( $I_{OL} = 2mA$ ) of current; they can drive one TTL logic load.

The low order address bus ( $A_1 - A_4$ ) is demultiplexed by using the ALE signal (Address Latch Enable) and latch 74LS373. To demultiplexing the address bus. The 74LS373 can serve as a bus driver.

(iii) Data Bus : Fig. (1) shows the 74LS245 as an 8-bit bi-directional bus driver to increase the driving capacity of data bus. It has 8 bi-directional data lines, the direction of the data flow is determined by the direction control line (DIR).

The direction of the data flow is determined by connecting  $\overline{RD}$  signal from the MPU to the DIR Signal. When

the MPU is writing to peripherals, the  $\overline{RD}$  is high and data flow from the MPU to peripherals. When it is reading from peripherals, the  $\overline{RD}$  is low and data flow toward the MPU.

(iv) External Triggered Signals : The 8085 has three signals:

(a) IO/M (I/O or Memory)

(b) RD (Read)

(c) WR (Write)




Fig. 2 : Clock Circuit with Crystal

**Fig. 3 : RC Clock Circuit**  
(v) Externally Triggered Signals : (a) Reset, provision for four external input signals : (b) Interrupt, (c) Hold and (d) Ready.

(a) Reset : The  $\overline{RESETIN}$  is an active low signal used to reset the system. Fig. (4) shows the reset circuit. When

an RC network with a sufficient long time constant. When the Reset key is pushed the  $\overline{RESETIN}$  goes low and slowly rises to +5V.

Fig. (1) shows that 3 signals –  $\overline{IO/M}$ ,  $\overline{RD}$  and  $\overline{WR}$  are used as inputs to the 74LS138 3 to 8 decoder to generate four control signals –  $\overline{IOR}$ ,  $\overline{IOW}$ ,  $\overline{MEMR}$  and  $\overline{MEMW}$ . These signals can be used for interfacing with any peripherals.

(iv) Frequency and Power Requirements : The 8085 can operate with a maximum clock frequency of 3 MHz. The 8085 has two clock inputs;  $X_1$  and  $X_2$  at pins 1 and 2. This input can be driven with a crystal or LC turned circuit, or RC Network.

Fig. (2) shows a 2MHz Crystal with a 20pF capacitor to drive the clock inputs. This input frequency is divided in half internally and the system will run on 1MHz clock frequency.

Fig. (3) shows an alternative method of providing a clock input using a RC network.

The 8085 and other components used in this system require one power supply with +5V.

Fig. (4) shows the  $\overline{RESETIN}$  is an active low signal used to reset the system. Fig. (4) shows the reset circuit. When the Reset key is pushed the  $\overline{RESETIN}$  goes low and slowly rises to +5V.




Fig.4 : Reset-Circuit

(b) **Interrupts :** The 8085 has five interrupt signals, all of them are active high. In this system RST, 6, 5 will be used; the other need to be grounded as shown in circuit, otherwise the floating interrupt pins can cause the system to malfunction.

(c) **Hold :** This is an active high signal used in the DMA. This signal is also grounded in this system.


(d) **Ready :** When the signal is high, it indicates that the memory or peripheral is ready to send or receive data. When ready goes low, the MPU enters the wait state until ready goes high.

**Prob.21(a) Interface 8 switches and a seven segment display to 8085 through 8255 PPI. Write a program to display the switch when a switch is open. Assume that the 8255 is interfaced in memory mapped I/O technique.**

**(b) Specify mode word, command word and status word requirement of system is :**

- (i) Asynchronous mode with 9600 baud
- (ii) Character length 5 bits
- (iii) 1 stop bit
- (iv) Even parity check.

[R.T.U. 2011]



**Sol.(a)** Fig.1 shows the multiplexed eight 7-segment display connected in the 8085 system using 8255.

**Sol.(b) Baud rate required = 9600 baud**

$$\text{Frequency } T_C = 153.6 \text{ kHz}$$

$$\text{Baud rate factor} = \text{Frequency/Baud rate}$$

$$= (153.6/9600) = 16$$

Baud rate factor required is  $\times 16$

In this circuit port A and port B are used as simple latched output ports. Port A provides the segment data inputs to the display and port B provides a means of selecting a display position at a time for multiplexing the display.  $A_0 - A_7$  lines are used to decode the addresses for 8255. For this circuit different addresses are :

$$PA = 00H$$

$$PC = 0.2H$$

$$PB = 01H$$

$$CR = 03H$$

$$TR = 00H$$

$$RD = 00H$$

$$WR = 01H$$

$$RS = 00H$$

$$RW = 00H$$

$$CS = 00H$$

$$RDY = 00H$$

$$TEN = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$


$$ASR = 00H$$

$$MSB = 00H$$

$$LSB = 00H$$

**Fig.2 : Control Word Format for 8255**

Before going to write the software we must know the control word to program 8255 according to hardware connections. For 8255 Port A and B are used as output ports.




**Fig.2 : Command Word, Mode Word and Status Word Format**

**Prob.22 Interface two LEDs using common anode and common cathode technique. Show the complete interface. Write the program to blink them alternately. Assume port addresses in IO mapped IO.**

[R.T.U. 2011]

**Sol. 7-Segment LED Display :** The seven-segment LED display is a multiple display. It can display all decimal digits and some letters. It is very popular among multiple displays as it has the smallest number of separately controlled light emitting diodes (LED). Multiple displays of 9-segment LED, 14-segment LED and dot matrix type are available. These displays give better representation of alphanumeric characters but require complex circuitry.



**Fig.1: Schematic Diagram of 7-Segment Display**

**Fig.1: Interfacing of Multiplexed Eight 7-segment Display using 8255**




Fig.4 : Interfacing of 7-segment Displays

In seven-segment displays there are seven light emitting diodes (LED) as shown in fig.1. Each LED can be controlled separately. To display a digit or letter the desired segments are made ON as shown in Fig.2(a) to fig.2(i). There are two types of 7-segment displays namely, common-cathode type and common-anode type. In a common-cathode-type display all the 7 cathodes of LEDs are tied together to the ground as shown in fig.3(a). When a +5 Vd.c. is applied to any segment, the corresponding diode emits light. Thus applying logic '1' i.e., positive logic to the desired segments, the desired letter or decimal number can be displayed. In a common-anode type display all the 7 anodes are tied together and connected to +5 V supply as shown in fig.3(b). A particular segment will emit light when 0 logic is applied to it.

**Display of Decimal Numbers 0 to 9 :** A program has been developed to display the decimal numbers 0 to 9, one by one. First of all the decimal number 0 is displayed for some time, then 1 and so on. After displaying all the numbers, the program will repeat the process of displaying the numbers again and again. A delay subroutine has been included in the program. The time for displaying the numbers can be adjusted by adjusting the data for delay subroutine.

The program is as follows:

Memory Address	Machine Codes	Labels	Mnemonics	Operands	Comments
2400	JB, 98		MVI	A, 98	Get control word.
2402	D1, 03		OUT	03	Initialize ports.
2404	21, 00, 25	ABOVE	LXI	H, 2500 H	Get count.
2407	5E		MOV	E, M	Count in register E.
2408	23	LOOP	IND	H	
2409	7E		MOV	A, M	Get next number.
240A	D3, 01		OUT	01	Output at Port B.
240C	05, 0F		MVI	B, 0F	
240E	0B, FF		MVI	C, FF	
2410	16, FF		MVI	D, FF	
2412	15	BEHIND BACK GO	DCR	D	
2413	C2, 12, 24		JNZ	GO	
2416	0D		DCR	C	
2417	C2, 10, 24		JNZ	BACK	
241A	03		DCR	B	
241B	C2, 0E, 24		JNZ	BEHIND	
241E	1D		DCR	E	
241F	C2, 08, 25		JNZ	LOOP	
2422	C3, 04, 24		JMP	ABOVE	
	DATA				
2500—0A	2503—02				
2501—00	2504—03				
2502—01	2505—04				
2506—05	2509—08				
2507—06	250A—09				
2508—07					

If this program is executed on one displaying unit, the 7-segment display will display the decimal number 0 to 9 one by one. If this program is executed on two displaying units, (Fig.4) the 1<sup>st</sup> unit displays 0 to 9 and the 2<sup>nd</sup> unit displays always 0, i.e. MSBs of the numbers. MSBs for all the numbers are 0. If we want that the 2<sup>nd</sup> unit should also display 0 to 9, the data may be fed as given below :

DATA  
2500—0A 2506—55  
2501—00 2507—68  
2502—11 2508—77  
2503—22 2509—89  
2504—35 250A—93  
2505—46

