

CG2271 Cheat Sheet

GPIO Configuration

```
1 void InitGPIO(void) {
2     // Enable Clock to PORTB and PORTD
3     SIM->SCGC5 |=
4         ((SIM_SCGC5_PORTB_MASK) | (SIM_SCGC5_PORTD_MASK));
5
6     // Configure MUX settings to make all 3 pins GPIO
7     PORTB->PCR[RED_LED] &= ~PORT_PCR_MUX_MASK;
8     PORTB->PCR[RED_LED] |= PORT_PCR_MUX(1);
9     PORTB->PCR[GREEN_LED] &= ~PORT_PCR_MUX_MASK;
10    PORTB->PCR[GREEN_LED] |= PORT_PCR_MUX(1);
11    PORTD->PCR[BLUE_LED] &= ~PORT_PCR_MUX_MASK;
12    PORTD->PCR[BLUE_LED] |= PORT_PCR_MUX(1);
13
14    // Set Data Direction Registers for PortB and PortD
15    PTB->PDDR |= (MASK(RED_LED) | MASK(GREEN_LED));
16    PTD->PDDR |= MASK(BLUE_LED);
17 }
```

```
19 void turn_on_blue() {
20     PTD->PCOR |= MASK(BLUE_LED);
21 }
```

```
23 void turn_off_blue() {
24     PTD->PSOR |= MASK(BLUE_LED);
25 }
```

ISR Configuration


```
1 void InitSwitch() {
2     // Enable clock for port D
3     SIM->SCGC5 |= SIM_SCGC5_PORTD_MASK;
4
5     // Set interrupt on falling edge
6     PORTD->PCR[SW_POS] &= ~PORT_PCR_MUX_MASK;
7     PORTD->PCR[SW_POS] &= ~PORT_PCR_IRQC_MASK;
8     PORTD->PCR[SW_POS] |=
9         PORT_PCR_MUX(1) |
10        PORT_PCR_PS_MASK |
11        PORT_PCR_PE_MASK |
12        PORT_PCR_IRQC(0x0a);
13
14    // Set pin to input
15    PTD->PDDR &= ~MASK(SW_POS); // Do stuff
16
17    // Enable interrupts
18    NVIC_SetPriority(PORTD_IRQn, 128);
19    NVIC_ClearPendingIRQ(PORTD_IRQn);
20    NVIC_EnableIRQ(PORTD_IRQn);
21 }
```

Interrupt Handler

```
1 void PORTD_IRQHandler(void) {
2     // clear pending interrupts
3     NVIC_ClearPendingIRQ(PORTD_IRQn);
4
5     if ((PORTD->ISFR & MASK(SW_POS))) {
6         button_pressed = 1;
7     }
8
9     // clear status flags
10    PORTD->ISFR = 0xffffffff;
11 }
```

PWM Initialization

```
1 void setFreq(int freq) {
2     // 375k = clk spd / prescaler
3     int width = 375000/freq;
4
5     TPM1->MOD = width-1;
6     TPM1->COV = width/2;
7 }
8
9 void initPWM(int freq) {
10    // Enable clk to port B
11    SIM_SCGC5 |= SIM_SCGC5_PORTB_MASK;
12
13    // Set Pins 0 and 1 to be connected to the TPM module
14    PORTB->PCR[PTB0_Pin] &= ~PORT_PCR_MUX_MASK;
```



Non-Atomic Data : >32 bits,
Solution: Disable preemption | instruction to update
uint32_t m = __get_PRIMASK();
__disable_IRQ();

__set_PRIMASK(m);

```
15 PORTB->PCR[PTB0_Pin] |= PORT_PCR_MUX(3);
16 PORTB->PCR[PTB1_Pin] &= ~PORT_PCR_MUX_MASK;
17 PORTB->PCR[PTB1_Pin] |= PORT_PCR_MUX(3);
```

```
19 // (pg 208) Powers on TPM1 module
20 SIM->SCGC6 |= SIM_SCGC6_TPM1_MASK;
```

```
22 // (pg 195) Resets the current state of the mask
23 SIM->SOPT2 &= ~SIM_SOPT2_TPMSRC_MASK;
24 // Configures TPM to use MCG FLL clock (pg 367)
25 // MCG = Main Clock Generator
26 // PLL = Phase Locked Loop
27 // It is 48 MHz (?)
28 SIM->SOPT2 |= SIM_SOPT2_TPMSRC(1);
```

```
30 // (pg 554) Sets the modulo value
31 setFreq(freq);
```

```
33 // (pg 553) Resets clk mode & prescaler
34 TPM1->SC &= ~(TPM_SC_CMOD_MASK | (TPM_SC_PS_MASK));
35 // Set clk mode to increment on internal clk
36 // prescaler = 128
37 TPM1->SC |= (TPM_SC_CMOD(1) | TPM_SC_PS(7));
```

```
39 // (pg 553) Set to 0 -> Up-counting mode -> Edge aligned PWM
40 TPM1->SC &= ~(TPM_SC_CPWMS_MASK);
```

```
42 // (pg 556) Reset old masks
43 TPM1_COSC &= ~(TPM_CnSC_ELSB_MASK | TPM_CnSC_ELSA_MASK |
44    TPM_CnSC_MSB_MASK | TPM_CnSC_MSA_MASK);
45 // Set edge aligned PWM, high true pulses
46 TPM1_COSC |= TPM_CnSC_ELSB(1) | TPM_CnSC_MSB(1);
```

UART

```
1 void initUART2(uint32_t baud_rate) {
2     uint32_t divisor, bus_clock;
3
4     // Enable power to UART and port E
5     SIM->SCGC4 |= SIM_SCGC4_UART2_MASK;
6     SIM->SCGC5 |= SIM_SCGC5_PORTE_MASK;
7
8     // Set pin to UART mode (alt mode)
9     PORTE->PCR[UART_TX_PORTE22] &= ~PORT_PCR_MUX_MASK;
10    PORTE->PCR[UART_TX_PORTE22] |= PORT_PCR_MUX(4);
11    PORTE->PCR[UART_RX_PORTE23] &= ~PORT_PCR_MUX_MASK;
12    PORTE->PCR[UART_RX_PORTE23] |= PORT_PCR_MUX(4);
13
14    // Clear TX and RX settings
15    UART2->C2 &= ~(UART_C2_TE_MASK | (UART_C2_RE_MASK));
16
17    // Set baud rate
18    bus_clock = (DEFAULT_SYSTEM_CLOCK) / 2;
19    divisor = bus_clock / (baud_rate * 16);
20    UART2->BDH = UART_BDH_SBR(divisor >> 8);
21    UART2->BDL = UART_BDL_SBR(divisor);
22
23    UART2->C1 = 0;
24    UART2->S2 = 0;
25    UART2->C3 = 0;
26    // Enable TX and RX
27    UART2->C2 |= ((UART_C2_TE_MASK) | (UART_C2_RE_MASK));
28
29    // Enable interrupts
30    NVIC_SetPriority(UART2_IRQn, UART2_INT_PRIO);
31    NVIC_ClearPendingIRQ(UART2_IRQn);
32    NVIC_EnableIRQ(UART2_IRQn);
33
34    // Set RX interrupt
35    UART2->C2 |= UART_C2_RIE_MASK;
36 }
```

```
39 uint8_t UART2_Receive_Poll(void) {
40     while(!(UART2->S1 & UART_S1_RDRF_MASK));
41     return UART2->D;
42 }
```

```
43 volatile int data_received = 0;
44 volatile int data = 0;
```

Our board:

FRDM-KL25Z

Freescale Kinetis MKL25Z128VLK4

microcontroller!
processor!

- 48 MHz clk

32 bit ARM cortex M0+ Core

Shadman Madani
Mohideen Arvan Khan

RTC Scheduler

- Uses a table to store info of task (Period, Release time, ready)
- Can also be pre-emptive

Microcontroller vs Microprocessor:

- Controller has peripherals such as clock generator, I/O, timers, RAM, ROM

What is RTOS?

Guarantees maximum response time for each task.

RAM requirement:

Static / Dynamic $\rightarrow \sum \text{static} + \max(\text{func. stack})$

Preemptive $\rightarrow \sum \text{static} + \sum \text{function stack}$

Communication


- Parallel bus, shared by peripherals
- Full duplex Serial bus - send & receive same time
- Half duplex \rightarrow send & receive on shared line
- Asynchronous: Rx & Tx use own clock

CPU architectures

Load / Store \rightarrow RISC

Register / Memory \rightarrow CISC

Memory wall \rightarrow ?



Use 1 queue to store data to be sent, 1 to store received data. Load / Unload in ISRs.

PSR: Program Status Register

APSR: NZCV flags

IPSR: Stores exception no. of ISR

EPSR: Thumb state

OS Structure:

Monolithic: Single program with kernel and all OS services.
- Fast, riskier

Microkernel: Simple kernel, User-space services.

- More memory, slower, easy to develop.

PCB: Contains info about processes

Instructions are little Endian

Thumb-2 instructions

- Mostly 16 bits long

- Half-word aligned

- Odd PC

Concurrency:

Interrupts: run a function everytime some external event occurs. Enough for simple systems.

Task scheduler:

- Use software to schedule CPU time.

How to detect hardware event?

- Polling

- Interrupt

1. Finish current instruction
2. Push context onto stack (8 registers total)

3. Switch to handler / privileged mode, use MSP. (other mode is thread mode)

4. Load PC with addr. of exception handler

5. Load LR with EXC-RETURN code \rightarrow Which SP to revert to Which mode "

6. Load IPSR

7. Start execution

Do we run tasks in the same order each time?

Yes: Static schedule



No: Dynamic schedule

Can one task pre-empt another?

Yes: Preemptive

No: Non-preemptive

Time definitions:



```
47 void UART2_IRQHandler(void) {
48     if (UART2->S1 & UART_S1_RDRF_MASK) {
49         // received a character
50         data_received = 1;
51         data = UART2->D;
52     }
53 }
```

Processes

```
1 void led_red_thread (void *argument) {
2     for (;;) {
3         led_control(RED, led_on);
4         delay(0x80000);
5         led_control(RED, led_off);
6         delay(0x80000);
7     }
8 }
```

```
10 void led_green_thread (void *argument) {
11     for (;;) {
12         led_control(GREEN, led_on);
13         delay(0x80000);
14         led_control(GREEN, led_off);
15         delay(0x80000);
16     }
17 }
```

```
19 int main (void) {
```

```
21     // System Initialization
22     SystemCoreClockUpdate();
23     InitGPIO();
24     offRGB();
```


```
26     // Initialize CMSIS-RTOS
27     osKernelInitialize();
28     // Create application red led thread
29     osThreadNew(led_red_thread, NULL, NULL);
30     // Create application green led thread
31     osThreadNew(led_green_thread, NULL, NULL);
32     // Start thread execution
33     osKernelStart();
34     for (;;) {}
35 }
```

Compiled by Mohideen Imran Khan.
Template from <http://wch.github.io/latexsheet/>

Static (Cyclic Executive)

- Run tasks ABCD in same order in a loop.
- Max delay is sum of T_{task}

Dynamic RTC = Run to completion (no pre-emption)




Dynamic Pre-emptive

- Higher priority task can interrupt a lower priority task

Cyclic Executive with interrupts
Background Foreground

Main code uses Round Robin Scheduling



Vector table: contains address of every ISR

- Volatile: Force CPU to reload variable from RAM every time, don't reuse register value