## CG2271 Cheat Sheet PORTB->PCR[PTB0 Pin] |= PORT PCR MUX(3); PORTB->PCR[PTB1\_Pin] &= ~PORT\_PCR\_MUX\_MASK; PORTB->PCR[PTB1\_Pin] |= PORT\_PCR\_MUX(3); **GPIO** Configuration void InitGPIO(void) { // (pg 208) Powers on TPM1 module // Enable Clock to PORTB and PORTD SIM->SCGC6 |= SIM\_SCGC6\_TPM1\_MASK; SIM->SCGC5 |= ((SIM\_SCGC5\_PORTB\_MASK) | (SIM\_SCGC5\_PORTD\_MASK)); // (pg 195) Resets the current state of the mask SIM->SOPT2 &= ~SIM\_SOPT2\_TPMSRC\_MASK; // Configures TPM to use MCG FLL clock (pg 367) // Configure MUX settings to make all 3 pins GPIO PORTB->PCR[RED\_LED] &= ~PORT\_PCR\_MUX\_MASK; // MCG = Main Clock Generator PORTB->PCR[RED\_LED] |= PORT\_PCR\_MUX(1); // PLL = Phase Locked Loop // It is 48 MHz (?) PORTB->PCR[GREEN\_LED] &= ~PORT\_PCR\_MUX\_MASK; PORTB->PCR[GREEN\_LED] |= PORT\_PCR\_MUX(1); SIM->SOPT2 |= SIM\_SOPT2\_TPMSRC(1); PORTD->PCR[BLUE\_LED] &= ~PORT\_PCR\_MUX\_MASK; PORTD->PCR[BLUE\_LED] |= PORT\_PCR\_MUX(1); // (pg 554) Sets the modulo value setFreq(freq); // Set Data Direction Registers for PortB and PortD PTB->PDDR |= (MASK(RED\_LED) | MASK(GREEN\_LED)); // (pg 553) Resets clk mode & prescaler 33 PTD->PDDR |= MASK(BLUE\_LED); TPM1->SC &= ~((TPM\_SC\_CMOD\_MASK) | (TPM\_SC\_PS\_MASK)); 17 } // Set clk mode to increment on internal clk New // prescalar = 128 36 TPM1->SC |= (TPM\_SC\_CMOD(1) | TPM\_SC\_PS(7)); void turn\_on\_blue() { 37 Exit PTD->PCOR |= MASK(BLUE\_LED); Admit 21 } // (pg 553) Set to 0 -> Up-counting mode -> Edge aligned 39 Ready) Event occur PWM void turn\_off\_blue() { TPM1->SC &= ~(TPM\_SC\_CPWMS\_MASK); Dispatch PTD->PSOR |= MASK(BLUE\_ LED 41 // (pg 556) Reset old masks Release 42 Blocked TPM1\_COSC &= ~(TPM\_CnSC\_ELSB\_MASK | TPM\_CnSC\_ELSA\_MASK | **ISR Configuration** TPM\_CnSC\_MSB\_MASK | TPM\_CnSC\_MSA\_MASK); // Set edge aligned PWM, high true pulses void InitSwitch() { TPM1\_COSC |= TPM\_CnSC\_ELSB(1) | TPM\_CnSC\_MSB(1); 45 // Enable clock for port D SIM->SCGC5 |= SIM\_SCGC5\_PORTD\_MASK; **UART** // Set interrupt on falling edge PORTD->PCR[SW\_POS] &= ~PORT\_PCR\_MUX\_MASK; void initUART2(uint32\_t baud\_rate) { PORTD->PCR[SW\_POS] &= ~PORT\_PCR\_IRQC\_MASK; uint32\_t divisor, bus\_clock; Non- Atomic Data: >32 bits, PORTD->PCR[SW\_POS] |= PORT\_PCR\_MUX(1) | taker more than Solution: Disable // Enable power to UART and port E PORT\_PCR\_PS\_MASK | linstruction to SIM->SCGC4 |= SIM\_SCGC4\_UART2\_MASK; preemption PORT\_PCR\_PE\_MASK | SIM->SCGC5 |= SIM\_SCGC5\_PORTE\_MASK; update PORT\_PCR\_IRQC(0x0a); uint32\_t m = \_\_get\_PRIMASK(); // Set pin to UART mode (alt mode) -- disable \_ IRQ(); // Set pin to input PORTE->PCR[UART\_TX\_PORTE22] &= ~PORT\_PCR\_MUX\_MASK; PTD->PDDR &= ~MASK(SW\_POS) // DO Stoff PORTE -> PCR [UART\_TX\_PORTE22] |= PORT\_PCR\_MUX(4); PORTE->PCR[UART\_RX\_PORTE23] &= ~PORT\_PCR\_MUX\_MASK; \_\_set\_PRIMASK(m); // Enable interrupts PORTE->PCR[UART\_RX\_PORTE23] |= PORT\_PCR\_MUX(4); NVIC\_SetPriority(PORTD\_IRQn, 128); NVIC\_ClearPendingIRQ(PORTD\_IRQn); // Clear TX and RX settings NVIC\_EnableIRQ(PORTD\_IRQn); UART2->C2 &= ~((UART\_C2\_TE\_MASK) | (UART\_C2\_RE\_MASK)); // Set baud rate **Interrupt Handler** bus\_clock = (DEFAULT\_SYSTEM\_CLOCK) / 2; divisor = bus\_clock / (baud\_rate \* 16); void PORTD\_IRQHandler(void) { UART2->BDH = UART\_BDH\_SBR(divisor >> 8); // clear pending interrupts UART2->BDL = UART\_BDL\_SBR(divisor); NVIC\_ClearPendingIRQ(PORTD\_IRQn); UART2 -> C1 = 0: if ((PORTD->ISFR & MASK(SW\_POS))) { $UART2 \rightarrow S2 = 0;$ button\_pressed = 1; UART2 -> C3 = 0; // Enable TX and RX UART2->C2 |= ((UART\_C2\_TE\_MASK) | (UART\_C2\_RE\_MASK)); 27 // clear status flags PORTD->ISFR = Oxffffffff; 29 // Enable interrupts NVIC\_SetPriority(UART2\_IRQn, UART2\_INT\_PRIO); 30 NVIC\_ClearPendingIRQ(UART2\_IRQn); **PWM** Initialization NVIC\_EnableIRQ(UART2\_IRQn); void setFreq(int freq) { // 375k = clk spd / prescaler Our board: // Set RX interrupt int width = 375000/freq; UART2->C2 |= UART\_C2\_RIE\_MASK; FRDM-KL25Z TPM1->MOD = width-1; Freescale Kinetis MKL252 128VLKW // Not used in favour of interrupts TPM1\_COV = width/2; 39 uint8\_t UART2\_Receive\_Poll(void) { microcontroller! while(!(UART2->S1 & UART\_S1\_RDRF\_MASK)); bromma; return UART2->D; 9 void initPWM(int freq) { // Enable clk to port ${\tt B}$ SIM\_SCGC5 |= SIM\_SCGC5\_PORTB\_MASK; - 48 MH2 clk 32 bit AKM codex MD+ Corest volatile int data\_received = 0; Shandarn Model. // Set Pins 0 and 1 to be connected to the TPM module strong volatile int data = 0; PORTB->PCR[PTB0\_Pin] &= ~PORT\_PCR\_MUX\_MASK; 43 volatile int data\_received = 0; Shandarn Model. 45 Volatile int data = 0; Makedeen Wan bloom

24

```
RTC Scheduler
                                                                                             Microcontroller & Microprocessor:
                                                        - Uses a table to store into of talk
                                                                                              - Controller has peripherals such as clock generator,
47 void UART2 IRQHandler(void) {
                                                          (Period, Kelease time, ready)
    if (UART2->S1 & UART_S1_RDRF_MASK) {
                                                                                                I/O, timers, RAM, ROM
       // received a character
                                                        - Can also be pre-emptive
       data_received = 1;
       data = UART2->D;
52
53 }
                                              What is RTOS?
  Processes
  void led_red_thread (void *argument) {Guaronteel Maximum response time
                                                                                       (Drumunication
    for (;;) {
                                              for each tack.
       led_control(RED, led_on);
                                                                                            - Parallel bus, shared by peripherals
       delay(0x80000);
                                            RAM require ment:
       led_control(RED, led_off);
                                                                                             - Full duplex Serial by - send & receive same time
       delay(0x80000);
                                           RTC Stabic / Dynamic -> Stabic + max (func. stack)
                                                                                             - Half duplex -> send & receive on shared line
 }
                                            Preemptive -> \( \static + \sum \) function stack
                                                                                            Asynchronous- RX LTX yee Own clock
  void led_green_thread (void *argument) {
    for (;;) {
       led_control(GREEN, led_on);
                                                              CPU architectures
       delay(0x80000);
                                                               Load /Store -> RISC
       led_control(GREEN, led_off);
       delay(0x80000);
                                                              Register/Memory -> CISC
                                                                                               Use I queue to store data to be cent,
                                                                                                   1 to store received data
  }
                                                              Memory wall ->?
                                                                                                  Lod/Unload in ISRs.
  int main (void) {
                                                                 PSR: Program Status Resider
                                                                                                     Os Structure:
    // System Initialization
                                                              APSR: NZCV flags
    SystemCoreClockUpdate();
                                                                                                     Monslithic: Single program with Kernel
    InitGPIO();
                                                             IPSK: Stores exception no. of ISR
                                                                                                          and all OS services.
    offRGB();
                                                              EPSR: Thumb state
                                                                                                          - Fast, riskier
    // Initialize CMSIS-RTOS
    osKernelInitialize();
                                                                               Microkemel: Simple kerrel, User-space servers.
    // Create application red led thread
                                                                                            More memory, Slower, easy to develop.
    osThreadNew(led_red_thread, NULL, NULL);
    // Create application green led thread
    osThreadNew(led_green_thread, NULL, NULL);
                                                                             - Instructions are little
                                                                                                        PCB: Contains info about processes
    // Start thread execution
                                                    Dut > ~ / IX
                                                                                Endian
    osKernelStart();
    for (;;) {}
                                                         Current limitins
                                                                             - Thumb-2 instructions
35 }
                                                             resistor pc-blocking
                                                                                - Mostly 16 bits long
  Compiled by Mohideen Imran Khan.
                                                                                - Half-word aligned
  Template from http://wch.github.io/latexsheet/
                                                                                 - Odd PC Concurrency:
        Static (Cyclic Executive)
                                                                                                  Interrupts: run a function everytime
          - Run tasks ABCD in
                                       same order in a loop.
                                                                                                        some external event occurs.
          - Max delay
                                                                  How to detect hardware event?
                          is sum of Itasic
                                                                                                        Enough for simple systems.
                                                                  - Blling
                                                                                                 Task scheduler:
        Dynamic 12TC = Run to completion (no pre-emption)
                                                                  - Interrupt
                                                                                                      - Use software to schedule CPU
                                                                    1. Finish current instruction
                                                                                                        time.
                                                                     2. Push context onto stark
                     Roady
          ruleared
                                 Chaose task with
                                                                       (8 registers total)
                                   hishest priority
                                                                    3. Switch to handler /priviledged mode,
                                                                         use MSP. (other made is thread made)
                                                          4. Load PC with addr. of exception handles
                                                          5. Load LP with EX(-RETURN code -> Which SP to revert to
        Dynamic Pre-emptive
                                                          6. Load IPSR
          - Higher priority tark can interrupt a lower
                                                          7. Start execution
                                                                                                             → Yes: Static schedule
             priority tack
                                                                                Do we run tacks in the
                                                                               same order each time?
         Cyclic Executive with interrupts Main rode uses
                                                                                                             No: Dynamic schedule
                                                 Round Robin
           Back ground
                             Foreground
                                                                                Can one task pre-empt
                                                                                                            *Yes: Preemptive
                                                  Scheduling
                                                                                                            →No: : Non-preemptive
                          ISA: do vigent tait
                                                                                             Time definitions
                                            Vector table contains address of
                                                                                                    Treleage
                                            every ISR
                                                                                             Machine
                                                       Force CPU to reload variable
                                           - Volatile:
                                                         From KAM every time,
                                                                                                                 Ttask
                                                      don't reuse register value
                                                                                                          Tresponce
```