

- The tike between the wead and MFC signal 11 wellered referred to as a memory access fine.
- -) Memory & Cycle time in Minimum time delay required between the initiation of two successive memory operation.
- I memory wit i's called mardon-accorddemany if any location can be accorded in sixed amount of time.
- -> vivrtual address or logical address

 Memory Mahagement
 Oxit


Physical Address

Memory

- -> Suppose you have to cavite a term paperon computer HIW development
- -> You are sitting on a desk library with a cultertion of books that you pulled from for the shelves and are examining.
- -) Now you found manything about the computer 14/4 but EDSAC i'd heat available.
- > So you go back to library shelves to get some more booked which have EDSAC.
- The you have all the inelevent information the desk in front of you, there is a good probability that many of the topic you need can be found in them and most of the time you suit write books which are available on the desk.
- Having several booles on the clark in front of your saves time compared to having only one book there and contantly having to go back to the shelves to creturn it and take out other.

- -) Same principle allow us to create the illusion of a large memory that are can access as fast as a very small memory.
- -) Just as we did not need to accept all the books in the library and once with equal puro bability.
- all of its code or data at once with equal probability.
- otherwise it would be impossible to make most memory accesses fast and still have large memory in computer, Just as it would be impussible for you to sit all the library books on your deke and still sitd what you wanted quickly.
- -) 31 snows "principle of locality". 91 stated that programs access a relatively shall portion of their address space at any istante of time, but Just as you only accessed a small portion of to library 11 calledien.

S , ogek derica H erenchy ૮ Z Hair Memory osg H. yed cache, これで Register tepe



which in from whom # of byth or would in level! Sign (1.3)! ~ the its serd botween 7 关 CPU transferdred D to Rate at Round - this the eximated 14 it serel ad Jacon The cost para moter. Tranter Burdwidth (b)!" (cost per by the (Ci)!. Hemony Size (Si) !-Access time (+1) ! Long 3

trenter. HI crachy) (Memour) Refer size of of transfer (sci) ; **(**) 440

bducen Devel i and it!

Hi esachy Memory 5

€j-1 < €j

Si-1 < Si

Ci-1 > Ci

bi-1 > 6i

メニノ くみ

5

K

0 Inclusion, Coherence, and Locality Inclusion! The inclusion property is steeted of M, CM2 CM3 C-- C.Mn 1- Access by word from CPU Register tigache block of 32 Bytes. MI CC.MI 0 2. Access by black 32 bytes from 9 Memory of Page of 32 Blacks M2 (M.M 3- Access by page from a fite comply Pag A of Many paged Segned G M3 (Diste) Segrent Fi PageB Page A 4- Seg test transo with different My (tare) humber Segnal G OF Symt F Pagel Paga PageB