


### ③ (Inclusion, C & L)

Locality of Reference! - It is a program behavior which develops memory hierarchy.


- Memory references are generated by the CPU for either instruction or data access.
- These accesses tend to be clustered in certain regions in time, space, and ordering.
- Most programs act in favor of certain portions of their address space at any time window.
- Hennessy & Patterson pointed out a 90-10 rule. Means that ~~a~~ a typical program may spend 90% of its execution time on only 10% of the code.




## 4 - (Inclusion, CSL)

Temporal :- Recently referenced items are likely to be referenced again in the near future.

It is often caused by special programming constructs



Spatial :- The tendency for a process to access items whose addresses are near one another.



Sequential :- In typical programs, the execution follows a sequential order unless branch instructions created out-of-order execution.


## 5 (Inclusion, C & L)


→ Sequentiality in program behavior also contributed to the spatial locality.

Instruction (sequentially coded) and array elements are often stored in adjacent location.


→ Each type of locality affects the design of memory hierarchy.

→ Prefetch techniques are heavily affected by the locality properties.






Physical Address Cache :- When a cache is accessed with a physical memory addressed




Virtual Address Cache :- When a cache is indexed or tagged with virtual Address





C.M (2)

## Cache Mapping



### Direct Mapping

~~Block  $i$  belongs to  $k$   $\rightarrow$   $Block_i \% \# Block\_Frames$~~

$$Block\_Frame_i \leftarrow Block_i \% \# Block\_Frames$$

Block size = Block-Frame size.


→ Let Memory is word addressable and  
Block size is 4 word.

Mean that each ~~word~~ block will have 4 four  
word. It require 2 bit to address each word.


→ Now Cache size is 16 word. So  
# Block-Frames are 4. So it also require  
2 bit to address each Block-frame.

# C.M (3)

→ Main Memory size is 32 word. So  
# Blocks are 8 and total bits required  
to access each Block are 3 bit



## Mapping Arrangement



C.M. (4)

$$B-F_0 \rightarrow \begin{cases} B_0 \\ B_4 \end{cases} \quad \begin{array}{l} 0 \% 4 = 0 \\ 4 \% 4 = 0 \end{array}$$

$$B-F_1 \rightarrow \begin{cases} B_1 \\ B_5 \end{cases} \quad \begin{array}{l} 1 \% 4 = 1 \\ 5 \% 4 = 1 \end{array}$$


$$B-F_2 \rightarrow \begin{cases} B_2 \\ B_6 \end{cases} \quad \begin{array}{l} 2 \% 4 = 2 \\ 6 \% 4 = 2 \end{array}$$

$$B-F_3 \rightarrow \begin{cases} B_3 \\ B_7 \end{cases} \quad \begin{array}{l} 3 \% 4 = 3 \\ 7 \% 4 = 3 \end{array}$$

1	2	2
---	---	---

Example.

initially cache is empty -



0 0 0 0 0  
 0 0 0 0 1  
 0 0 0 1 0  
 0 0 0 1 1  
 0 0 1 0 0  
 0 0 1 0 1  
 0 0 1 1 0  
 0 0 1 1 1  
 0 1 0 0 0