

System software [TCS-501]

Pre-requisite:- All the students must have basic understanding about TCS 301, TCS 307, TCS 403

Course outcomes (CO): After completion of this course students will be able to

- CO1 - Define system SW and differentiate ~~out of~~ system SW with other softwares.
- CO2 - Assess the working of Assembler, Loader/Linker and Macroprocessor
- CO3 - Understand the concept of passes in translators.
- CO4 - Determine the purpose of Linking and types of Linking.
- CO5 - Develop the system SW according to machine limitations.
- CO6 - Compare and contrast the various text editors.

Syllabus

UNIT-I


Books: Leland L. Beck: System software: An Introduction to System Programming, 3rd edition, Addison-Wesley 1997.

Machine Architecture: Introduction, system software and its relation to machine architecture, Simplified Instructional computer (SIC), Architecture of SIC Machine, SIC programming examples.

Introduction to software → set of programs

Type of software → system software → programs are set of instructions.
→ Application SW. → ~~designed~~ designed to do some specific task.

① System Software - System software is an interface between the computer hardware and user applications. Eg - Operating system.



Drivers

- * System SW, Importance of system SW.
- ↳ It works internally inside a computer
- ↳ It works without human knowledge
- ↳ It helps the user to do his/her work successfully.

Eg → Operating system, compiler, Linker, Loader, Assembler etc.


Introduction to system software:

There are mainly two types of software: System SW and Application SW.

- ⇒ System SW includes the programs that are dedicated to managing the computer itself, such as the operating system, file management utilities, etc.
- ⇒ System SW ~~are the~~ is a software that provides platform to other softwares. Some example can be Operating system, compiler, Assembler, Linker, Loader, disk formatting SW etc.
- ⇒ System software act as an interface between the hardware and the end user.

- The most important features of system SW includes:

1. Closeness to the system
2. Fast speed
3. Difficult to manipulate
4. Difficult to design.




Operating System : An operating system (OS) is a type of system SW that manages computer's hardware and software resources.

- ⇒ It provides common services for computer programs.
- ⇒ It acts as an interface between computer hardware and the end user.
- ⇒ It controls and keeps a record of the execution of all other programs that are present in the computer, including application programs and other system software.

The Most important task performed by operating system are:

- ① Memory Management - The OS keeps track of the Primary memory (MM) and allocates the memory when a process requests it.
- ② Processor Management - To which process CPU would be allocated ^{and for} how long time. (This thing can be done with the help of Scheduling)
- ③ Resource Manager - Resource may be CPU, I/O devices, Memory.
- ④ I/O device Management - Which system uses printer at what time.
- ⑤ File Management - Allocates and de-allocates the resources and decides who gets the resources.
- ⑥ Security - Prevents unauthorized access to programs and data by means of password.



(2) Compiler → It is also a type of system software.

- Compiler is a specific type of translator which is used to convert source code (written in high level language) into machine code or object code or target code (low level language)



- Compiler performs all of the following operations during compilation of the source program.
 - Pre-processing, Lexical Analysis, Syntax Analysis (Parsing), Semantic analysis (SDT), Intermediate code generation, code optimization, and code generator.
- Examples of compiler may include gcc (C compiler), g++ (C++ compiler), javac (java compiler) etc.

(3) Interpreter → It is also a type of system software.

- Interpreter is a specific type of translator that can be translate/convert high level language into a low level language line by line.
- In other words "Interpreter converts source code into machine code line by line or statement by statement."

Note: From memory point of view

- Interpreter will take less amount of memory space.


From Execution time.

- Interpreter will take less time to execute the source code as compared to compiler.

(4) Assembler - An assembler is a program that converts assembly language into machine code.

(5) Linker / Loader - Linker is used to link all the library/object files into .exe file.

— Loader is used to load .exe file into memory.




* Instruction Format: A computer performs a task based on the instruction provided. Instruction in computer comprises groups called fields. These fields contain different information as for computers everything is in 0's and 1's so each field has different significance based on which a CPU decides what to perform. The most common fields are:

Mode	operation	Address
Mode	opcode	operand

Ex: ADD R_a R_b
 ↳ opcode ↳ operand

- ① Opcode: operation field specifies the operation to be performed like Addition, SUB, MUL etc.
- ② Operand: Address field which contains the location of the operand. i.e., Register or Memory location.
- ③ Mode: Mode field specifies how operand is to be founded.

Instruction - A group of bits which instructs the computer to perform some operation.



Q → Suppose the length of the instruction is 8 bits. where opcode field contain 3 bits and operand field contain 5 bits.
 Then how many maximum operations does a CPU can perform?

$$= \text{CPU can perform } 2^3 \text{ operations/ opcode} = 8 \text{ operations.}$$

* Instruction set Architecture - collection of all instructions which a CPU can support.
 Types of Instructions Based on the operation.

- ① Data transfer - MOV, LDI, LDA
- ② Arithmetic & logic - ADD, SUB, MUL, AND, OR
- ③ Machine control - EI (Enable interrupt), DI, PUSH, POP
- ④ Iterative - LOOP, LOOPE, LOOPZ
- ⑤ Branch - JMP, CALL, RET, JZ, JNZ



(5)

Types of Instruction: Based on operation

- ① 4-Address Instruction
- ② 3 - " "
- ③ 2 - " "
- ④ 1 - " "
- ⑤ 0 - " "


① 4 Address Instruction - Maximum 4 addresses can be specified within an instruction.

↳ Program counter is not available.



↳ Size of instruction is large.

② 3 Address Inst. → Maximum 3 addresses can be specified within an instruction.



It can also support 2 address, 1 address and 0 address instruction

→ All modern day computer uses 3-Add. inst.

eg → ADD R₁, R₂, R₃ →


eg - A = B + C

Source ← Two source
destination - one desti

⇒ ADD R₀, R₁, R₂
 ↓ ↓ ↓
 R₀ + a
 R₁ + b
 R₂ + c

101	111	001	110
-----	-----	-----	-----



③ 2 Address instruction - Maximum 2 addresses can be specified within an instruction.



- One operand will be used as source and destination both.
- Old value of common operand is overwritten by result.

(6)

- ④ I Address instruction: Maximum one address can be specified within an instruction. It is used for Accumulator based architecture.



⇒ Accumulator is used as second operand implicitly.

- ⑤ O Address instruction: No any address is specified within an instruction.
⇒ Supported by stack-based architecture.



$\xrightarrow{\text{eg}} \text{ADD} \rightarrow$ Two operands are taken from stack.

Addressing Mode: The term addressing modes refers to the way in which the operand of an instruction is specified.

The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually executed.

- ① Implied mode
- ② Immediate mode
- ③ Register Mode
- ④ Register Indirect
- ⑤ Auto increment
- ⑥ Auto Decrement
- ⑦ Indirect Add. mode
- ⑧ Relative Add. mode
- ⑨ Base Register Add. mode
- ⑩ Indexed Addressing mode

* Simplified Instructional Computer (SIC)

Why SIC - It is tough to learn/study about real machine.
i.e; computer hw. because of the following:


- ① A real machine contains huge number of Addressing modes
- ② Huge number of instruction set.


Introduction to SIC → A Simplified instructional computer is a hypothetical (unreal) computer that has hardware features that are often found in real machine.

- It is easy to learn a system software using SIC machine architecture due to limited number of addressing modes and instruction sets.
- There are two versions of this machine and both are upward compatible. Means object program for SIC can be properly executed on SIC/XE
 - (i) SIC Standard Model
 - (ii) SIC/XE (Extra equipment or expensive)

* SIC Machine Architecture: Following features are supported by SIC →

- | | | |
|--------------------|-----------------------|--------------------|
| ① Memory | ④ Date formats | ⑦ Input and output |
| ② Registers | ⑤ Instruction sets | |
| ③ Addressing Modes | ⑥ Instruction formats | |

- ① Memory:
(i) Memory in SIC consists of 8 bit bytes
(ii) Any 3 consecutive byte form a word (24 bits)
eq. 
(iii) All addresses on SIC are byte addresses.
(iv) Words are addressed by ~~the~~ the location of their lowest numbered byte.
(v) There are a total of 32,768 bytes (2^{15} bytes) in the computer memory.



② Registers: → There are five registers in SIC, all of which have special uses.

→ Each register is 24 bits in length. (3 bytes)

→ The following Table indicates the numbers, Mnemonics, and uses of these registers (The numbering scheme has been chosen for compatibility with the XE version of SIC)

Mnemonics No.

Special Use

A	0	Accumulator, used for Arithmetic operation
X	1	Index register, used for Addressing.
L	2	Linkage register, the jump to subroutine (JSUB) instruction stores the return address in this register. eq →  → It contains the return address whenever control transferred to Subroutines
PC	8	Program counter, contains the address of the next instruction to be fetched for execution.
SW	9	Status word; contains a variety of information, including a condition code such as <, <=, >, >=, = etc.

Note: → SIC does not have any stack. It uses the linkage register to store the return address.

→ It is difficult to write the recursive program. A programmer has to maintain memory for return addresses when he writes more than one layer of function call.

③ Data Formats


→ Integers are stored as 24 bit binary numbers.

→ 2's complements for storing negative values.

→ Characters are stored using their 8-bit ASCII codes.

→ There is no floating point hardware on the standard version of SIC.

④ Instruction Formats: All machine instructions on the standard version of SIC have the following 24 bit format.



Note that the memory size of SIC is 2^{15} bytes.

Here, X is used to indicate index-address mode.

⑤ Addressing Mode: There are two Addressing modes available, indicated by the setting of the X bit in the instruction. The following Table describes how the target address is calculated from the address given in the instruction. Parenthesis are used to indicate the contents of a register or a memory location.

For example, (X) represents the contents of register X.

Mode	Indication	Target Address Calculation
Direct	$X = 0$	$TA = \text{Address}$
Indexed	$X = 1$	$TA = \text{Address} + (X)$

⑥ Instruction Set: SIC provides a basic set of instructions that are sufficient for most simple tasks. These include instructions:


- Load and store registers - LDA, LDX, STA, STX etc.
e.g. $\rightarrow \text{LDA } \#3$ - Load 3 into Accumulator A.
 $\rightarrow \text{STA } \text{LABEL}$ → Store the value of Accumulator A into LABEL
- Integer Arithmetic operations - ADD, SUB, MUL, DIV.
 - All arithmetic operations involve register A and a word in memory, with the result being left in the register.
- Comparison instruction → COMP is used to compare the value in register A with a word in memory; This instruction sets a condition code ~~in register CC~~ to indicate the result ($<$, $<=$, $>$, $>=$, $=$).
 → Jump less than → Jump equal to → Jump greater than
- conditional Jump instructions - JLT, JEQ, JGT. Can tell the setting of CC
- Subroutine Linkage - JSUB, RSUB

⑦ Input /output: I/o (transferring 1 byte at a time to/from the rightmost 8 bits of register A)

- Test device instruction(TD)
- Read data (RD)
- Write data (WD)

Based on this test-device inst.(TD) we can analyse whether the device is ready to read or write.

Example of SIC: ① SIC program for Data movement



Note:
RESW (Reserve word) - Reserving a word - 3 consecutive bytes
RESB (Reserve Byte) - Reserving a byte - 8 bits (for ASCII char)

WORD \rightarrow [] \rightarrow contain data \rightarrow int a = 5;
RESW \rightarrow [] \rightarrow Reserving a word \rightarrow int a;

RESW is like ~~like~~ declaring a variable in C Progr.

WORD is like initializing a variable in C program.

Example of SIC: ② simple Arithmetic operation performed by SIC

LDA ALPHA → Load ALPHA into Register A
ADD INCR → Add the value of INCR
SUB ONE → subtract 1
STA BETA → Store the contents of Accumulator/register in BETA
:
:
ONE WORD 1 → one word constant
→ one word variable
ALPHA RESW 1
INCR RESW 1
BETA RESW 1

Explanation

LDA ALPHA → $A = \text{ALPHA}$
ADD INCR → $A = \text{ALPHA} + \text{INCR}$
SUB ONE → $A = \text{ALPHA} + \text{INCR} - 1$
STA BETA → $\boxed{\text{BETA} = \text{ALPHA} + \text{INCR} - 1}$ Final output
:
:

ONE WORD 1 → ONE

00000000	00000000	00000001
----------	----------	----------

 ①
ALPHA RESW 1 → ALPHA

--	--	--

INCR RESW 1 → INCR

--	--	--

BETA RESW 1 → BETA

--	--	--

} Reserved Memory Words

Example of SIC/XE - Data movement in SIC/XE

LDA #5 Load value 5 into Register A (using ^{immediate} _{Add.mode})

STA ALPHA store in ALPHA

LDA #90 read ASCII code for 'Z' into ^{regis.} A

STCH C1 store in character variable C1

;

;

;

;

;

;

;

one word variable - ALPHA

WORD
[] - 2ubit

one byte variable.

[] - 8bit

⇒ A = 5

⇒ ALPHA = [0 | 0 | 5]

⇒ A = Z

⇒ C1 = [Z]

SIC/XE

Memory consists of 8 bit-bytes

3 consecutive bytes for a word = 24 bits

① Memory → Total size is 1 MB (2^{20} bytes) — More as SIC② Register → 5 in SIC - A², X², L⁸, PC, SW

↳ This increase leads to a change in instruction formats and addressing modes.

① The following additional registers provided by SIC/XE:

B - 3 - Base register, used for addressing


S - 4 - General working register, no special use

T - 5 - General working register - no special use

F - 6 - Floating point Accumulator (48 bits)

③ Data formats - Integer - 32 bits

→ support 48 bit floating point no.



↳ To get no. The absolute value of the no' if exponent is e and fraction is f.
 ↳ The exponent is interpreted as an unsigned binary number between 0 to 2047.
 ↳ The value zero is represented by setting all bits (s, e, f) to 0.


Instruction format

① Format 1 (1 byte)




eq - RSUB

② Format 2 - 2 bytes

Adding Two Registers
eq - ADDR, S, T

③ Format 3 (3 bytes)



here. n → Indirect Add. mode
 i → immediate Add. mode.
 x → index Add. mode
 b → base relative Add. mode

p → program counter relative add.
 e → whether format 3, 4
 e = 0 - format ③
 e = 1 - format ④

④ Format 4 (\uparrow bytes) — 32 bits



⑤ Addressing Mode — Two new ^{relative} Addressing modes are available for use with instructions assembled using format 3.

Mode	Indication	TA calculation:
Base relative	$b=1, p=0$	$TA = (B) + \text{disp}$ ($0 \leq \text{disp} \leq 4095$)
Program counter relative	$b=0, p=1$	$TA = (PC) + \text{disp}$ ($-2048 \leq \text{disp} \leq 2047$)

- ① If $n=0$ and $i=1$ → Then the target Address itself is used, ~~as the~~ as the operand value; No memory reference is performed. This is called Immediate Addressing mode.
- ② If $n=1$ and $i=0$ → Direct Addressing.

* Instruction sets: SIC1XE provides all of the instruction sets that are available on the standard version.

- ① Load and Store the new register — ^{Load into Base register} LDB, STB etc
- ② Floating point arithmetic opn — ADDF, SUBF, MULF, DIVF
- ③ Register Move inst → Taking the operand from register
→ RMD (Register Move) inst
- ④ Register to Register Arithmetic opn → ADDR, SUBR, MULR, DIVR
- ⑤ A special supervisor call inst → used to generate an interrupt that can be used for communication with the operating system (OS)

Input and output → I/O channels used to perform I/O while the CPU is executing other inst.

- ① Start I/O (SIO), Test I/O (TIO) and HIO (Half-I/O)

Programming Examples of SIC and SIC/XE

① SIC

LDA	ALPHA	Load ALPHA into register A - $A = \text{ALPHA}$			
ADD	INCR	Add the value of INCR - $A = \text{ALPHA} + \text{INCR}$			
SUB	ONE	Subtract 1 - $A = \text{ALPHA} + \text{INCR} - 1$			
STA	BETA	Store in BETA - $\boxed{\text{BETA} = \text{ALPHA} + \text{INCR} - 1}$			
LDA	GAMMA	Load GAMMA into register A - $A = \text{GAMMA}$			
ADD	INCR	Add the value of INCR - $A = \text{GAMMA} + \text{INCR}$			
SUB	ONE	Subtract 1 - $A = \text{GAMMA} + \text{INCR} - 1$			
STA	DELTA	Store in DELTA - $\boxed{\text{DELTA} = \text{GAMMA} + \text{INCR} - 1}$			
⋮	⋮				
ONE WORD	1	One-word constant - \rightarrow WORD ONE <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td>0</td><td>0</td><td>1</td></tr></table>	0	0	1
0	0	1			
ALPHA	RESW	1 - ALPHA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
BETA	RESW	1 - BETA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
GAMMA	RESW	1 - GAMMA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
DELTA	RESW	1 - DELTA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
INCR	RESW	1 - INCR <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			

② SIC/XE

LDS	INCR	Load value of INCR into Register Q5			
LDA	ALPHA	Load ALPHA into register A $S = \text{INCR}$			
ADDR	S, A	Add the value of INCR $A = \text{ALPHA}$			
SUB	#1	Subtract 1 $R = \text{ALPHA} + \text{INCR} - 1$			
STA	BETA	Store in BETA $\boxed{\text{BETA} = \text{ALPHA} + \text{INCR} - 1}$			
LDA	GAMMA	Load GAMMA into Register A - $A = \text{GAMMA}$			
ADDR	S, A	Add the value of INCR $R = \text{GAMMA} + \text{INCR}$			
SUB	#1	Subtract 1 $R = \text{GAMMA} + \text{INCR} - 1$			
STA	DELTA	Store in DELTA. $\boxed{\text{DELTA} = \text{GAMMA} + \text{INCR} - 1}$			
⋮	⋮				
ALPHA	RESW	1 - ALPHA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
BETA	RESW	1 - BETA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
GAMMA	RESW	1 - GAMMA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
DELTA	RESW	1 - DELTA <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			
INCR	RESW	1 - INCR <table border="1" style="display: inline-table; vertical-align: middle;"><tr><td> </td><td> </td><td> </td></tr></table> Reserve word			

Addressing Modes of SIC/XE

(16)

	<i>n</i>	<i>i</i>	<i>l</i>	<i>b</i>	<i>P</i>	<i>e</i>
TA = $[B] + \text{Disp.}$	Base relative Addressing Mode	1	1	0	1	0
TA = $[PC] + \text{Disp.}$	Program counter relative Add. Mode	1	1	0	0	1
	Indirect (\oplus)	1	0	0	0	0
	Immediate (#) Addressing Mode	0	1	0	0	0
	Indexed Add. mode	1	1	1	0	0

Here $n=1$, $l=1$
Paul neither
Indirect nor
Immediate

Ex: Target Address Calculation → calculate the target address for the following SIC1X8 mfc instruction and also find the value loaded into register Memory
 $\Rightarrow \text{007D00.}(x) = 000090\text{h}$

Given that $(B) = 006000 \text{ h.c.p.c.} = 003000 \text{ h.c.}(x) = 00000 \text{ h.c.}$

where B - Base relative, PC - Program Counter, X - Index register.

① 032600(h)

Soln

0000 0011 0010 0110 0000 0000
 opcode ni ubpe Displacement -

here $n=1$, and $i=1$ - neither indirect nor immediate 3600

$P = 1$ it is program counter relative.

$$TA = (PC) + \text{displacement} = 003000 + 600$$

TARGET ADD.= 3600

VALUE loaded into Register A = 103000

(11) 03C300(h)

nipple disp.

90 (hd)	
3030	003600
3600	103000
6390	00C303
C303	003030

IV
0310C303
TA = Display
TA = 0C303
value loaded
00303 B

$n=1, i=1$ - neither 'indirect' nor 'immediate'

$$TA = (X) + (B) + \text{disp} = 000090 + 006000 + 300$$

$\text{TA} = 6390$, Value loaded into Register A = 00C303

(III) 022030(h)

Indirect
Add. mode

0000 0010 0010 0000 0011 0000 - indirect
OpCode nL xbpe displacement Add.

$$TA = \frac{P}{C} + \text{displacement} = \frac{003000}{030} + 030 = \underline{\underline{3030}}$$

$$TA = 3030, \text{ value loaded} = \cancel{103000} \cdot 103000 =$$

UNIT-II

(1)

Introduction to Assembler

- Definition of Assembler
- Assembler Directives
- Data structure used by Assembler
- Features of an Assembler.
- Basic Assembler Functions

Definition: An Assembler is a kind of translator that accepts the input in assembly language program and produces its machine language equivalent.



Basic Assembler functions

- (1) Assembler converts mnemonic operations code to their equivalent machine language.

Ex: STL \rightarrow 14, JSUB \rightarrow 48,

Ex: LDA #3 - Load value 3 into Accumulator

LDA - machine inst is 00

- (2) Convert symbolic operands to their equivalent machine address.

For eg \rightarrow STA ~~_____~~ TABLE - Whatever the value present in the Accumulator register, ~~should~~ that should be stored into TABLE, but TABLE is not an address, instead it is a symbolic operand here. Then we need to suppose find the address of the symbolic operand i.e; TABLE and then store the content of Accumulator into that address.

- (3) Build machine instruction in the proper format (Format 1, 2, 3 or 4)

- (4) convert the data constant into internal machine representation.

eg \rightarrow EOF \rightarrow 4546

↙
(End of file)

- (5) Write the object program, and the assembly listing.

eg \rightarrow Head record, Text record, End record.

Assembler Directives → Assembler directives are Pseudo instructions or Pseudo opcodes, and they provide definition to the assembler itself.

- They are not translated into machine operation code.
- In addition to the mnemonic machine instructions, we have used the following ~~as~~ Assembler directives.

- ① START - Specify the name and starting Address of the program.
e.g. value START 4000
- ② END - Indicate the end of the source program and (optionally) specify the first executable instruction in the program.
e.g. END 400
- ③ BYTE - Generate character or hexadecimal constant, occupying as many bytes as needed to represent the constant.
- ④ WORD - Generate one-WORD integer constant (3bytes)
- ⑤ RESB - Reserve the indicated number of bytes for a data area.
e.g. RESB 10
- ⑥ RESW - Reserve the indicated number of words for a data area.
RESW 10 - Reserve 10 WORDS (30bytes)
RESB 10 - Reserve 10 bytes

Example of START : COPY START . 1000

Where → COPY is the name of the program.

→ START is the Assembler directives.

→ 1000 is the first executable instruction of the program.

- All the addresses are represented in hexadecimal format.
- Each instruction have 3 bytes (i.e. memory is ~~byte~~ WORD Addressable)

START 1000
 1001
 1002
 1003
 1004
 1005
 1006
 1007
 1008
 1009
 100A
 100B
 }
 Moves on till the end of the Program.

<u>Hexadecimal form of Address</u>				
1000	100E	101A	1027	1034
1001	100F	101B	1028	1035
1002	—	101C	1029	1036
1003	1010	101D	102A	1037
1004	1011	101E	102B	1038
1005	1012	101F	102C	1039
1006	1013	1020	102D	103A
1007	1014	1021	102E	103B
1008	1015	1022	102F	103C
1009	1016	1023	1030	103D
100A	1017	1024	1031	103E
100B	1018	1025	1032	103F
100C	1019	1026	1033	1040
100D				

Line	Loc	Source Statements		Object code.	
5	-1000	COPY	START	1000	→
10	-1000	FIRST	STL	RETADR	→ 141033
15	-1003	CLOOP	JSUB	RDREC	→ 482039
20	-1006		LDA	LENGTH	→ 001036
25	-1009		COMP	ZERO	→ 281030
30	-100C		JEQ	ENDFIL	→ 301015
35	-100F		JSUB	WRREC	→ 482061
40	-1012		J	CLoop	→ 3C1003
45	-1015	ENDFIL	LDA	EOF	→ 00102A
50	-1018		STA	BUFFER	→ 0C1039
55	-101B		LDA	THREE	→ 00102D
60	-101E		STA	LENGTH	→ 0C1036
65	-1021		JSUB	WRREC	→ 482061
70	-1024		LDL	RETADR	→ 081033
75	-1027		RSUB		→ 4C0000
80	-102A	EOF	BYTE	C'EOF'	→ 454F46*
85	-102D	THREE	WORD	3	→ 000003
90	-1030	ZERO	WORD	0	→ 000000
95	-1033	RETADR	RESW	1	→
100	-1036	LENGTH	RESW	L	→
105	-1039	BUFFER	RESB	4096	
110					
115					
120					
125	-2039	RDREC	LDX	ZERO	→ 041030
130	-203C		LDA	ZERO	→ 001030
135	-203F	RLoop	TD	INPUT	→ E0205D
140	-2042		JEQ	RLoop	→ 30203F
145	-2045		RD	INPUT	→ D8205D
150	-2048		COMP	ZERO	→ 281030
155	-204B		JEQ	EXIT	→ 302057
160	-204E		STCH	BUFFER, X	→ 549039
165	-2051		TIX	MAXLEN	→ 2C205E
170	-2054		JLT	RLOOP	→ 38203F
175	-2057	EXIT	STX	LENGTH	→ 101036
180	-205A		RSUB		→ 4C0000
185	-205D	INPUT	BYTE	X'F1'	→ F1
190	-205E	MAXLEN	WORD	4096	→ 001000
195					
200					
205					
210					

Subroutine to Read record
into Buffer.

STCH X BUFFER 54 1 1039
0010001000000011001
15 bits.
opcode X BUFFER
STCH L 1039
54 1 1039
STCH BUFFER, X → 549039
MAXLEN → 2C205E
JLT RLOOP → 38203F
LENGTH → 101036
INPUT → 4C0000
BYTE → F1
MAXLEN WORD → 001000
Subroutine to write Record from Buffer.

(24)

210 - 2061	WRREC	LDX	ZERO	$\rightarrow 041030$
215 - 2064	WLOOP	TD	OUTPUT	$\rightarrow ED2079$
220 - 2067		JEQ	WLOOP	$\rightarrow 302064$
225 - 206A		LDCH	BUFFER, X	$\rightarrow 5D9039$
230 - 206D		WD	OUTPUT	$\rightarrow DC2079$
235 - 2070		TIX	LENGTH	$\rightarrow 2C1030$
240 - 2073		JLT	WLOOP	$\rightarrow 382064$
245 - 2076		RSUB		$\rightarrow 4C\ 0000$
250 - 2079		BYTE	X '05'	$\rightarrow 05$
255 - 2082	OUTPVT.	END	FIRST	

SIC Assembler language program with object code.

Mnemonics	Machine code.
STL	14
JSUB	48
LDA	00
COMP	28
JEQ	30
J	3C
STA	DC
LDL	08
RSUB	4C
LDX	04
TD	E0
RD	D8
STCH	C4
TIX	2C
JLT	38
STX	10
LDCH	50
LDL	08
WD	DC

Object code for inst no. 160

STCH | BUFFER, X Index Registers

Inst. format:


8 1 15
 | |
 [Opcode] X Buffer

24 bits in SIC

8 1 15
 | |
 [STCH | 1 | 1039]

mc-84

We need to convert
this no. into 15 bit binary.




Q Generate the complete object program for the following Assembly language program. Assume standard SIC machine and codes in hexadecimal.

Given

LDA = 00 LDX = 04, STA = 0G, ADD = 18, TIX = 2C, JLT = 38,
RSUB = 4C, JSUB = 48

Line no	Address (Location counter)	Label	Opcode	Operand	Object code
1		SUM	START	4000(h)	
2	4000	FIRST	LDX	ZERO	045788
3	4003		LDA	ZERO	005788
4	4006	LOOP	ADD	TABLE, X	18C015
5	4009		TIX	COUNT	2C5785
6	400C		JLT	LOOP	384006
7	400F		STA	TOTAL	0C578B
8	4012		RSUB		4C0000
9	4015	TABLE	RESW	2000 → 2000 × 3 6000 bytes	-
10	5785	COUNT	RESW	1	0x1770
11	5788	ZERO	WORD	0	-
12	578B	TOTAL	RESW	1	-
13	578E		END	FIRST	-

Pan 1 and
Pan 2 Assembly



Object program

Header Record - only one

Text Record - Any no. depends on program length

END Record - only one.

① Head Record

- Col 1 - H
- Col 2-7 Program Name
- Col 8-13 Starting Address of object program (Hexadecimal)
- Col 14-19 Length of object program in bytes (Hexadecimal)

L 578E

4000

178E

— length of the program

② Text Record

- Col 1 - T
- Col 2-7 Starting Address of object code in this record (hexa)
- Col 8-9 Length of object code in this record in bytes (hexa)
- Col 10-69 object code, represented in hexadecimal (2 columns per byte) of object code

③ End Record

or col 1 E

or col 2-7 Address of first executable instruction in the object program (hexa)

① H A SUM --- ^ 004000 A 00178E

{ 2 col = 1 byte }

② T A 004000 A 15 A 045788 A 005788 A 18 C 015 A 2 C 5785 A 384006 A

- Total object code = 7 and every code needs

6 bytes = $7 \times 6 = 42$ bytes = 21 bytes

Column

∴ 2 column = 1 byte

42 col =

Total no. of col = 42 each col 2 column size
1 byte


16 | 21

1 | 5

4 $\frac{9}{2} = 21$ bytes

15 Hexadecimal of
21 is 15

* Assembler, Algorithm and Data structures



Functions of Pass 1 and Pass 2 Assembler

Pass 1 (Define symbols)

- ① Assign Addresses to all statements in the program.
- ② Save the values (addresses) assigned to all labels for use in Pass 2.
- ③ Perform some processing of Assembler directives (This includes processing that affects address assignment, such as determining the length of data areas defined by BYTE, WORD etc)

Pass 2 (Assemble instructions and generate object program)

- ① Assemble instructions (translating operation codes and looking up addresses)
- ② Generate data values define by BYTE, WORD etc.
- ③ Perform processing of Assembler directives not done during Pass 1.
- ④ write the object program and the assembly listing.

- Our simple assembler uses two data structures | Two major internal data structures:
 - ↳ The operation code Table (OPTAB) and The ↳ symbol Table (SYMTAB)
 - ↳ OPTAB is used to look up mnemonic operation codes and translate them to their machine language equivalents.
 - ↳ SYMTAB is used to store values (addresses) assigned to labels

- ↳ We also need a location counter (LOCCTR). This is a variable that is used to help in the assignment of addresses.
 - ↳ LOCCTR is initialized to the beginning address specified in the START statement. After each source statement is processed, the length of the assembled instruction or data area to be generated is added to LOCCTR.

Thus whenever we reach a label in the source program, the current value of LOCCTR gives the address to be associated with that label.

Data structures used by Assembler

① LOCCTR (location counter)

- ① It is used to be a variable and help in the assignment of addresses.
- ② LOCCTR initialized to be beginning address specified in the START statement.
- ③ After each source statement is processed, the length of the assembled instruction or data area to be generated is added to LOCCTR.

② OPTAB (operation Table)

- ① It is used to look up mnemonics operation code and translate them to their machine language equivalent.
e.g. LDA 00 REUB 4B etc.

- ② In more complex assembler, this table also contains information about instruction format and length.

- ③ During pass 1, OPTAB is used to look up and validate operation codes in the source program.

- ④ During pass 2, it is used to translate the operation codes to machine language.

③ SYMTAB (symbol Table)

SYMTAB is used to store values assigned to labels.

STL TABLE

Symbol	Address
TABEL	4015 +0000
LOOP	4006
FIRST	4000
COUNT	5785
ZERO	5788
TOTAL	578B

Line no	Location counter	Label	Opcode	Operand	Object code
1		SUM	START	<u>3000(h)</u>	LDA - 00
2	3000	FIRST	LDX -	ZERO	LDX - 04
3	3003		LDA	THREE	STA - 0C
4	3006	LOOP	ADD	TABLE, X	ADD - 18
5	3009		TIX	COUNT	TIX - 2C
6	300C		JLT	LOOP	JLT - 38
7	300F		STA	TOTAL	RSUB - 4C
8	3012		RSUB		
9	3015	THREE	WORD	3	000003
10	3018 + 12C	TABLE	RESW	100 - 12C	3186
11	3144 + 3C	COUNT	RESW	20	3000 bytes
12	3180	ZERO	WORD	0	
13	3183	TOTAL	RESW	1	
14	3186		END	FIRST	

Object Program

Col 1 - H
 Col 2 - Name of the program
 Col 8-13 - Address (starting add.)
 Col 14-19 - length of the object code.

Head Record

Only one head record

H, SUM --- 1 0 0 3 0 0 0 1 0 0 0 1 B6

Text Record
 Col 1 - T
 Col 2-7 Starting Add.
 Col 8-9 - Object code length.
 Col 10-19 - Object codes. (2 columns per byte of object code)

Many Text records may be possible

T, 0 0 3 0 0 0 1 1 8 1 0 4 3 1 8 0 1 0 0 3 0 1 5 1 1 8 B 0 1 8 1 2 C 3 1 4 4 1 3 8 3 0 0 6 1
 Object codes = $8 \times 6 = 48$ col. $48/2 = 24 \rightarrow 18$ In hexadecimal

End Record

Only one

E, 0 0 3 0 0 0

SYM TAB

LABEL	Add.
FIRST	3000

Col 1 - E
 Col 2-7 - Address of the first executable instruction in the program.

(2 Pass Assembly)

Algorithm for 2 pass Assemblies

Pass 1:

```
> begin
> read first input line
> if OPCODE = 'START' Then
>     begin
>         save # [OPERAND] as starting address
>         initialize LOCCTR to starting Address
>         write line to intermediate file -
>         read next input line -
>     end {if START}
>
> else
>     initialize LOCCTR to 0
> while OPCODE ≠ 'END' do
>     begin
>         if this is not a comment line then
>             begin
>                 if there is a symbol in the LABEL field then
>                     begin
>                         Search OPTAB SYMTAB for LABEL
>                         if found then
>                             set error flag (duplicate symbol)
>                         else
>                             insert (LABEL, LOCCTR) into SYMTAB
>                     end {if symbol}
>                 Search OPTAB for OPCODE -
>                 if found then -
>                     Add 3. {instruction length} to LOCCTR
>                 else if OPCODE = 'WORD' then
>                     add 3 to LOCCTR
>                 else if OPCODE = 'RESW' then
>                     add 3 * # [OPERAND] to LOCCTR
>                 else if OPCODE = 'RESB' then
>                     add # [OPERAND] to LOCCTR
```

```

    elseif opCode = 'BYTE' then
        begin
            Find the length of constant in bytes
            add length to LOCCTR
        end{if BYTE}
        else
            Set error flag (invalid operation code)
        end {if not a comment}
        write line to intermediate file
        read next input-line.
    end {while not END}
    write last line to intermediate file.
    Save (LOCCTR - starting Address) as program length.
end {Part 1}

```

* Pass 2 Assembler Algorithm

- set ~~undefined~~ error flag (undefined symbol)
- end
- end { if symbol }
- else
 - store 0 as operand address
 - assemble the object code instruction
 - end { if opcode found }
 - else if opcode = 'BYTE' ~~TEXT~~ or 'WORD' then
 - convert constant to object code
 - if object code will not fit into the current Text record then
 - begin
 - write Text record to object program.
 - initialize new Text record
 - end
 - add object code to text record
 - end { if not comment }
 - write listing line
 - read next input line
 - end { while not END }
 - write last text record to object program.
 - write end record to object program.
~~write~~
 - write last listing line
 - end { part 2 }