Assignment Submission Sheet

Term: 321221 Submission Date: 11-12-2021

Assignment Number: 06

Course Code: ECE290 Section: E1901 Group: A

Registration Number: 11904463 Student Name: Mohit Rawat Roll No: 09

1. Concept Learned

I have learned how to make Logical gates using cmos technology and how we combine pmos and nmos to make cmos and building the logical gates. After that I have learned how to make switch level program to make cmos gates.

2. Key Observations & Insights

Key observation is the working of pull-up and pull-down networks and how we make all gates using this circuits.

3. Application Areas

Application of CMOS technology is in many place like designing gates for ICs and for other embedded systems. We makes processor and other microcontrollers using CMOS technology.

- 1. Draw and explain CMOS 3-input AND gate and write a Verilog code using Switch level model.
- 2. Write a Verilog code of OR gate and NOR gate using UDP.

Name: Mohit Rawat Section: E1301 Rall no: 03 Online Assignment - 6. Draw & emplain CMOS 3-input AND gate and code. viite Ruitch level model. 18 VoD 0 65 87 Input 47 66VZ Py tugtuo p5 (ABC) (ABC) 43 Grad

CMOS AND

A CMOS gate is a technology that uses one pmos which is pull-up nevork and connected to output I (Vop) and other one is nmos which is pull-down network, connected to output o (CNO). The combination of nmos of pmos makes cmos and combination of cmos we makes logical gates.

To make CMOS AND, we user 4-pmas and 4 nmas. In the diagram drawn in previous page, firse 3 pmos are connected in parallel.

and upper end is Source which is connected to exceptly in. 3 nmos are connected in services and last portion is connected to ground. Afted combining this nmas & pmas, both are connected in services. Now it become 3-limpit NAND. To make it AND grate we use NOT grate. I nmos & I pmos re connected in services to make Not grate.


The output of NAND grate is connected to NOT grate so now both combined make one AND grate so now both combined make

Topic______Date_____

Function Table for CMOS 3In-AND Gate

4	_									
	A	B	2	n4.	bat	The	P2 1	43	03 1	ABOF
	L	L	L	054	ON	160	07	ost	on	HL
	L	L	H	054	01	off	on	on	20	HIL
	L	H	L	0ff	DN	on	055	off	on	HIL
	L	H	H	055	on	on	055	on	off	HIL
	H	L	L	ON	off	955	oh	054	on	HL
	Н	Γ.	H	in	off	off	ON	or	044	HL
	H	H	ا ا	ON	off	on	05	off	ON	HIL
	M	_H	H	ON	4044	on	105	on	085	LLH
										1

Logical Symbol.



Verilog Code Sor 3-input AND Gate.

```
'timescale Ins/ IPS
 module cmos AND (A, B, C, F);
 input A, B, C; // 3 input for AND Gate
  OVAR go noitone tration (1 ; 7 tration
 supply ridd; Il gapply for prof.
                 11 and mas
  Supplyo grd;
  wire Enot, 01, 02;
  Amos PLC Frot, vdd, A); | PMOS in parallel NAND
  ill, bbv, ton_7) 59 song
  pmos P3 (Finat, rdd, C);
  nmos N2 (02, gnd, C); [nmos in Series
   mos N3 (F-not, 01, A);
  pmos Py (F, vdd, F-not); & not got to invert
nmos Ny (F, gnd, F-not); J NAND gate
                                    NAND gate
ad get AND gate
  endrodute
```

	TopicDate									
\$Z	Verilog code of OR gate using UDP.									
	primitive OR gate (F, A, B); output F; input A, B;									
•	table 1 A B : F; 0 0 0									
	endtable endpringtive.									
•	Symbol and Truth table of OR Gate									
	A B F 0 0 0 A 0 1 1 O 1 0 1 O 1 0 1 O 1 1 1 O 1 1 1 O 1 1 O 1 1 O 1 O									

Verilog Cod of NOR gate using UDP primitive NOR-gate (F, A,B);
autput F;
imput A, B; enttable endprimitive Symbol and troth table of NOR Gate NOR \mathcal{O} **独** [25]

END