Assignment Submission Sheet

Term: 321221 Submission Date: 28-09-2021

Lecture Date: 15-09-2021 Assignment Number: 02

Course Code: ECE290 Section: E1901 Group: A

Registration Number: 11904463 Student Name: Mohit Rawat Roll No: 09

1. Concept Learned

I have learned how to make half adder and full adder using verilog and how to make 3-bit ripple carry adder that addes 3 bit number and make wave form of input and output signal.

2. Key Observations & Insights

My key observation was how ripple carry adder addes two number and gives result and how our test bench make output form of output given by 3-bit ripple carry adder.

3. Application Areas

The application of adder is in ALU of processor. This is unit of processor where all mathematical operation done and addition is basic process of ALU. It use addition to for subtraction, division and multiplication like operation.

4. A)

Half Adder/ Full Adder

B)

3-bit ripple carry adder using half adder / full adder.

Half - Adder

a) T	Implement Half Adder/Sull adder using gate level Modelling.
	Half Adder. Truth table:
	A B S C O O O O O O O O O O O O O O O O O O
	K-map
	A O O A O O
	S = AB + AB
	Grate Design: S=A·0+A·0
	$C = A \cdot B$


Verilog Code


```
1 'timescale lns / lps
2
3 module mohit(
 4
     input A, B,
5
     output S, C
6
   );
7
8
9 xor (S, A, B);
10 and (C, A, B);
11
12
   endmodule
13
14
```

Test bench code


```
1 'timescale lns / lps
 2
 3 module rawat();
 4 reg A, B;
 5 wire S, C;
 6
   mohit(A, B, S, C);
 7
 8
9 initial
10
     begin
11
        A=0; B=0; #20;
        A=0; B=1; #20;
12
        A=1; B=0; #20;
13
         A=1; B=1; #20;
14
15
      end
16
17
   endmodule
18
19
```

Circuit design





Full adder




Verilog Code


```
l 'timescale lns / lps
  2
  3
    module mohit (
        input A, B, Cin,
       output S, Cout
  5
  6
     wire wl, w2, w3;
  8
     and (wl, A, Cin);
 10
     and (w2, B, Cin);
 11
     and (w3, A, B);
 12
 13
     xor (S, A, B, Cin);
 14
 15
     or (Cout, w1, w2, w3);
 16
     endmodule
 17
 18
```


Test bench code

```
1 'timescale lns / lps
 3 module rawat();
 4 reg A, B, Cin;
5 wire S, Cout;
 6
    mohit(A, B, Cin, S, Cout);
8
9
    initial
10
     begin
          A=0; B=0; Cin=0; #20;
11
          A=0; B=0; Cin=1; #20;
12
         A=0; B=1; Cin=0; #20;
A=0; B=1; Cin=1; #20;
A=1; B=0; Cin=0; #20;
13
14
15
16
         A=1; B=0; Cin=1; #20;
17
         A=1; B=1; Cin=0; #20;
18
          A=1; B=1; Cin=1; #20;
19
       end
20
21 endmodule
22
23
```


Circuit








Waveform



3-bit Ripple carry Adder (using Full Adder)

67	3-bit ripple carry odder.												
-	Troth Table												
Carry		4		B			Sun			Courte			
Cin	A2	A	A	DE	6,	6.	32	SI	3.	Cout			
0	0	0	0	0	0	0	0	0	0	0			
0	0	0	0	0	0	1	0	1	0	0			
6	0	1	0	0	1	0	1	0	0	0			
6	6	-	1	0	1	1	1	1	0	0			
0	(0	6	1	0	0	0	0	0	1			
0	-	0	1	1	0	1	0	1	0	1			
0	1	(0	1	1	0	1	0	6	1	19-11-11		
0		-			-	1	1	1	0	1			
1,7165	De Az Do An Do An Cin												
	Cout	- (in		(cw)		Ain		Cart	Cin			
		1			-	1							
Cout		32	1			5,				30			

Circuit



Verilog Code

```
timescale lns / lps
       module Full_Adder(A, B, Cin, S, Cout); input A, B, Cin;
 2
 3
      output S, Cout;
wire wl, w2, w3;
and (w1, A, Cin);
and (w2, B, Cin);
 5
       and (w3, A, B);
       xor (S, A, B, Cin);
or (Cout, w1, w2, w3);
10
11
       endmodule
12
       module mohit(A, B, S, Cout);
13
       input [2:0] A;
       input [2:0] B;
14
       output [2:0] S;
output Cout;
15
16
       Wire c0, c1;


Full_Adder Al(A[0], B[0], 1'b0, S[0], c0);


Full_Adder A2(A[1], B[1], c0, S[1], c1);


Full_Adder A3(A[2], B[2], c1, S[2], Cout);
17
18
19
20
```


Test bench Program

```
1 `timescale lns / lps
2
 3
   module mytb();
    reg [2:0] A;
 4
   reg [2:0] B;
5
   wire [2:0] S;
 6
7
    wire Cout;
8
9
    mohit ad(A, B, S, Cout);
10
11
    initial begin
    A=3'b000; B=3'b000; #100;
12
13 A=3'b001; B=3'b001; #100;
14 A=3'b010; B=3'b010; #100;
15 A=3'b011; B=3'b011; #100;
16 A=3'b100; B=3'b100; #100;
17
    A=3'b101; B=3'b101; #100;
18
    A=3'b110; B=3'b110; #100;
19
    A=3'b111; B=3'b111; #100;
20
   end
21
    endmodule
22
```












Waveform



3-bit Ripple Carry Adder(Using Half Adder)








```
`timescale lns / lps
2 module Half Adder(A, B, S, C);
3
    input A;
4
    input B;
5
    output S;
    output C;
    xor (S, A, B);
    and (C, A, B);
8
9
    endmodule
10
    module Full_Adder(A, B, Cin, S, Cout);
11
    input A, B, Cin;
    output S, Cout;
12
    wire cl, c2;
13
    Half_Adder hl(A, B, sl, cl);
14
15
    Half_Adder h2(s1, Cin, S, c2);
16
    or ol(Cout, cl, c2);
17
    endmodule
    module mohit (
18
19
       input [2:0] A,
20
        input [2:0] B,
21
        output [2:0] S,
       output Cout
22
23
    );
24
25
    wire c0, c1;
    Full_Adder A1(A[0], B[0], 1'b0, S[0], c0);
Full_Adder A2(A[1], B[1], c0, S[1], c1);
26
27
28
    Full_Adder A3(A[2], B[2], c1, S[2], Cout);
29
    endmodule
30
```

Test bench code

```
1 'timescale lns / lps
2
 3 module myTB();
 4 reg [2:0] A;
    reg [2:0] B;
 6
   wire [2:0] S;
 7
   wire Cout;
8
9
   mohit adH(A, B, S, Cout);
10
11
    initial begin
12 A=3'b000; B=3'b000; #100;
13 A=3'b001; B=3'b001; #100;
   A=3'b010; B=3'b010; #100;
14
15
    A=3'b011; B=3'b011; #100;
   A=3'b100; B=3'b100; #100;
16
   A=3'b101; B=3'b101; #100;
17
18 A=3'b110; B=3'b110; #100;
19
   A=3'b111; B=3'b111; #100;
20
    end
21
    endmodule
22
```







Waveform

