

Assignment Submission Sheet

Term: 321221

Submission Date: 05-10-2021

Assignment Number: 03

Course Code: ECE290

Section: E1901

Group: A

Registration Number: 11904463

Student Name: Mohit Rawat

Roll No: 09

1. Concept Learned

I have learn about how to make 2x1, 4x1 and 16x1 (using 4x1 and 2x1) Multiplexer in verilog code and how to simulate its output in waveform.

2. Key Observations & Insights

Key observation is the output waveform of 16x1 using 4x1 and 2x1 multiplexer and how we connect each other in verilog code.

3. Application Areas

Multiplexer is used in many area like in processor to reduce number of pin.

4. A)

- 1. 2x1 Multiplexer using conditional operator.**
- 2. 4x1 Multiplexer using conditional operator.**

B)

16x1 multiplexer using 2x1 and 4x1 multiplexer in data flow model.

2x1 Multiplexer

Page 1



Q1 2x1 Multiplexer.

Truth table.

I_1	I_0
0	0
0	1
1	0
1	1

S	Out
0	I_0
1	I_1

Circuit diagram




Verilog Code

```
1  `timescale 1ns / 1ps
2  module mohit(I0, I1, S, Out);
3  input I0, I1, S;
4  output Out;
5
6  assign Out = (S)? I1:I0;
7  endmodule
8
9  |
```


Test bench code

```
1  `timescale 1ns / 1ps
2  module mohit_tb();
3  reg I0, I1, S;
4  wire Out;
5
6  mohit (I0, I1, S, Out);
7  initial
8      begin
9      S=0;I1=0;I0=0; #20;
10     S=0;I1=0;I0=1; #20;
11     S=1;I1=1;I0=0; #20;
12     S=1;I1=1;I0=1; #20;
13     end
14  endmodule
15
16  |
```

Circuit design



Wave form



4x1 Multiplexer

4x1 Multiplexer.

Truth table:-

I_3	I_2	I_1	I_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

S_1	S_0	Out
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Verilog Code

```
1  `timescale 1ns / 1ps
2
3  module mohit(I0, I1, I2, I3, S0, S1, Out);
4  input I0, I1, I2, I3, S0, S1;
5  output Out;
6
7  assign Out = S1 ? (S0?I3:I2):(S0?I1:I0);
8
9  endmodule
10
11
12
13
14
```

Test bench code


```
1  `timescale 1ns / 1ps
2
3  module mohit_tb();
4  reg I0, I1, I2, I3, S0, S1;
5  wire Out;
6
7  mohit (I0, I1, I2, I3, S0, S1, Out);
8  initial
9  begin
10         S1=0;S0=0;
11         I3=0;I2=0;I1=0;I0=0; #20;
12         I3=0;I2=0;I1=0;I0=1; #20;
13         I3=0;I2=0;I1=1;I0=0; #20;
14         I3=0;I2=0;I1=1;I0=1; #20;
15         I3=0;I2=1;I1=0;I0=0; #20;
16         I3=0;I2=1;I1=0;I0=1; #20;
17         I3=0;I2=1;I1=1;I0=0; #20;
18         I3=0;I2=1;I1=1;I0=1; #20;
19
20         S1=0;S0=1;
21         I3=1;I2=0;I1=0;I0=0; #20;
22         I3=1;I2=0;I1=0;I0=1; #20;
23         I3=1;I2=0;I1=1;I0=0; #20;
24         I3=1;I2=0;I1=1;I0=1; #20;
25         I3=1;I2=1;I1=0;I0=0; #20;
26         I3=1;I2=1;I1=0;I0=1; #20;
27         I3=1;I2=1;I1=1;I0=0; #20;
28         I3=1;I2=1;I1=1;I0=1; #20;
29
```


```

24      I3=1;I2=0;I1=1;I0=1; #20;
25      I3=1;I2=1;I1=0;I0=0; #20;
26      I3=1;I2=1;I1=0;I0=1; #20;
27      I3=1;I2=1;I1=1;I0=0; #20;
28      I3=1;I2=1;I1=1;I0=1; #20;
29
30      S1=1;S0=0;
31      I3=0;I2=0;I1=0;I0=0; #20;
32      I3=0;I2=0;I1=0;I0=1; #20;
33      I3=0;I2=0;I1=1;I0=0; #20;
34      I3=0;I2=0;I1=1;I0=1; #20;
35      I3=0;I2=1;I1=0;I0=0; #20;
36      I3=0;I2=1;I1=0;I0=1; #20;
37      I3=0;I2=1;I1=1;I0=0; #20;
38      I3=0;I2=1;I1=1;I0=1; #20;
39
40      S1=1;S0=1;
41      I3=1;I2=0;I1=0;I0=0; #20;
42      I3=1;I2=0;I1=0;I0=1; #20;
43      I3=1;I2=0;I1=1;I0=0; #20;
44      I3=1;I2=0;I1=1;I0=1; #20;
45      I3=1;I2=1;I1=0;I0=0; #20;
46      I3=1;I2=1;I1=0;I0=1; #20;
47      I3=1;I2=1;I1=1;I0=0; #20;
48      I3=1;I2=1;I1=1;I0=1; #20;
49
50  end
51
52  endmodule
53


```

Circuit





Waveform



16x1 Multiplexer using 2x1 & 4x1 Multiplexer


16x1 Multiplexer using 4x1 & 2x1 mux

Tooth table.

S_3	S_2	S_1	S_0	Out
0	0	0	0	I_0
0	0	0	1	I_1
0	0	1	0	I_2
0	0	1	1	I_3
0	1	0	0	I_4
0	1	0	1	I_5
0	1	1	0	I_6
0	1	1	1	I_7
1	0	0	0	I_8
1	0	0	1	I_9
1	0	1	0	I_{10}
1	0	1	1	I_{11}
1	1	0	0	I_{12}
1	1	0	1	I_{13}
1	1	1	0	I_{14}
1	1	1	1	I_{15}

Diagram of 16x1 using 2x1 & 4x1

Diagram of 16x1 Multiplexer using 4x1 & 2x1





Verilog Code



```
1  `timescale 1ns / 1ps
2  module Mux_2x1(I1, I0, S, Out);
3  input I1, I0, S;
4  output Out;
5  assign Out = ((~S)&I0) | (S&I1);
6  endmodule
7
8  module Mux_4x1(I3, I2, I1, I0, S1, S0, Out);
9  input I3, I2, I1, I0, S1, S0;
10 output Out;
11
12 assign Out = ((~S1)&(~S0)&I0) | ((~S1)&S0&I1) | ((S1)&(~S0)&I2) | (S1&S0&I3);
13 endmodule
14
15
16 module mohit(I15, I14, I13, I12, I11, I10, I9, I8, I7, I6, I5, I4, I3, I2, I1, I0, S3, S2, S1, S0, Out);
17 input I15, I14, I13, I12, I11, I10, I9, I8, I7, I6, I5, I4, I3, I2, I1, I0, S3, S2, S1, S0;
18 output Out;
19
20 wire o1, o2, o3, o4, o5, o6;
21
22 Mux_4x1 M41(I3, I2, I1, I0, S1, S0, o1);
23 Mux_4x1 M42(I7, I6, I5, I4, S1, S0, o2);
24 Mux_4x1 M43(I11, I10, I9, I8, S1, S0, o3);
25 Mux_4x1 M44(I15, I14, I13, I12, S1, S0, o4);
26 Mux_2x1 M21(o2, o1, S2, o5);
27 Mux_2x1 M22(o4, o3, S2, o6);
28 Mux_2x1 M23(o6, o5, S3, Out);
29
30 endmodule
```

Test bench Program


```
1
2  `timescale 1ns / 1ps
3
4  module mohit_tb();
5  reg [15:0] I;
6  reg [3:0] S;
7  wire Out;
8
9  mohit (I[15], I[14], I[13], I[12], I[11], I[10], I[9], I[8], I[7], I[6], I[5], I[4], I[3], I[2], I[1], I[0],
10        S[3], S[2], S[1], S[0], Out);
11
12  initial
13  begin
14      S=4'b0000; I=16'b0000000000000001; #20;
15      S=4'b0001; I=16'b0000000000000010; #20;
16      S=4'b0010; I=16'b0000000000000100; #20;
17      S=4'b0011; I=16'b0000000000001000; #20;
18      S=4'b0100; I=16'b0000000000010000; #20;
19      S=4'b0101; I=16'b0000000000100000; #20;
20      S=4'b0110; I=16'b0000000001000000; #20;
21      S=4'b0111; I=16'b0000000010000000; #20;
22      S=4'b1000; I=16'b0000000100000000; #20;
23      S=4'b1001; I=16'b0000001000000000; #20;
24      S=4'b1010; I=16'b0000010000000000; #20;
25      S=4'b1011; I=16'b0000100000000000; #20;
26      S=4'b1100; I=16'b0001000000000000; #20;
27      S=4'b1101; I=16'b0010000000000000; #20;
28      S=4'b1110; I=16'b0100000000000000; #20;
29      S=4'b1111; I=16'b1000000000000000; #20;
30  end
31 endmodule
```

Circuit Diagram





Waveform



END