Set3




ECE 390: WORKSHOP ON ANALOG DESIGN USING CADENCE VIRTUOSO


Name: Mohit Rawat

Section: E1901 Roll No: 09 Registration No: 11904463


Max Marks: 30

Q1. Design a CMOS inverter using tanner tool and create a symbol named NOT gate of the same.






Q2. Implement NAND gate using CMOS technology and simulate on tanner tool using level 1 model file. Attach the screenshots of S-edit, T-spice and W-Edit of the same.





```
MMOSFET_N_1 F B N_1 N_1 NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_2 N_1 A Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 2 F A Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P 3 F B Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AD=60 PD=24u AD=60 PD=24u AD=66p P
```





Q3. Design CMOS inverter in S-edit, simulate for transient analysis in T-spice. Calculate propagation delay using the generated waveform.

(5)










(5)

Q4. Implement Full-adder circuit in S-edit, simulate for transient analysis in T-spice. Choose the ON time and time period wisely to verify the truth table in the generated waveform.



```
******** Simulation Settings - Analysis section ********
.Model NMOS NMOS(Vto=0.8V Kp=45u Lambda=0.01 Gamma=0.4 phi=0.6)
.Model PMOS PMOS (Vto=-0.9V Kp=33u Lambda=0.02 Gamma=0.4 phi=0.6)


Vdd Vdd Gnd 3.3V

Vinl A Gnd pulse(0 3.3v 40n ln ln 40n 40n)


Vin2 B Gnd pulse(0 3.3v 20n ln ln 20n 40n)

Vin3 Cin Gnd pulse(0 3.3v 10n ln ln 10n 20n)
.Tran lns 80ns
.print V(A) V(B) V(Cin) V(Sum) V(Carry)


************ Simulation Settings - Additional SPICE commands *********
.end
```





Q5. Design J-K flip-flop in S-edit using instances of earlier designed NAND and Not gates as symbols, simulate for transient analysis in T-spice. Calculate propagation delay using the generated waveform.




(5)







Q6. Design 4 bit Shift register using D flip-flop in S-edit, simulate for transient analysis in Tspice. Verify the functionality by giving input pattern 1101 in serial fashion.



```
XD_Flip_Flop_1 Clk In N_1 N_2 Gnd Vdd D_Flip_Flop
XD_Flip_Flop_2 Clk N_1 N_3 N_4 Gnd Vdd D_Flip_Flop
XD_Flip_Flop_3 Clk N_3 N_5 N_6 Gnd Vdd D_Flip_Flop
XD_Flip_Flop_4 Clk N_5 Out N_7 Gnd Vdd D_Flip_Flop
XD_Flip_Flop_4 Clk N_5 Out N_7 Gnd Vdd D_Flip_Flop

********* Simulation Settings - Analysis section ********
.Model NMOS NMOS(Vto=0.8V Kp=45u Lambda=0.01 Gamma=0.4 phi=0.6)
.Model PMOS PMOS (Vto=-0.9V Kp=33u Lambda=0.02 Gamma=0.4 phi=0.6)
Vdd Vdd Gnd 3.3V
Vinl In Gnd pulse(0 3.3v 0 ln ln 40n 60n)
Vin2 Clk Gnd pulse(0 3.3v 0 ln ln 10n 20n)
.Tran lns 80ns
.print V(In) V(Clk) V(Out)

********** Simulation Settings - Additional SPICE commands *
******************
.end
```

