



ECE 390: WORKSHOP ON ANALOG DESIGN USING CADENCE VIRTUOSO


Name:	Mohit_Rawat				
Section:_	E1901	Roll No:_15	5	Registration No: 11904463	
				Max Marks: 30	


Q1. Design a 4-bit adder using tanner tool using created symbol of full adder circuit. Verify the operation using spice simulation for A=1010 and B=0111.







Q2. Implement 2x1 Mux using transmission gate technology and simulate on tanner tool. Attach the screenshots of S-edit, T-spice and W-Edit of the same.






Q3. Design ALU capable to perform addition, subtraction, multiplication and division operations on two 2-bit numbers in S-edit, simulate for transient analysis in T-spice. Indicate each operation separately in the wave-form using vertical bars.





Q4. Implement 4-bit LFSR circuit with characteristic equation $1+x+x^4$ in S-edit using D-flip-flops and Ex-OR gate. Simulate the same and identify number of non-identical patterns generated in the waveform.



```
******** Simulation Settings - Parameters and SPICE Options *******

XD_Flip_Flop_1 clk N_1 Q3 N_2 Gnd Vdd D_Flip_Flop

XD_Flip_Flop_2 clk Q3 Q2 N_3 Gnd Vdd D_Flip_Flop

XXNOR_1 Q0 Q1 N_1 Gnd Vdd XNOR

XD_Flip_Flop_3 clk Q2 Q1 N_4 Gnd Vdd D_Flip_Flop


XD_Flip_Flop_4 clk Q1 Q0 N_5 Gnd Vdd D_Flip_Flop

*************** Simulation Settings - Analysis section *********
.Model NMOS NMOS(Vto=0.8V Kp=45u Lambda=0.01 Gamma=0.4 phi=0.6)
.Model PMOS PMOS (Vto=-0.9V Kp=33u Lambda=0.02 Gamma=0.4 phi=0.6)


Vdd Vdd Gnd 3.3V

Vin clk Gnd pulse(0 3.3v 0 1n 1n 5n 10n)
.Tran 1ns 100ns
.print V(clk) V(Q3) V(Q2) V(Q1) V(Q0)


*********** Simulation Settings - Additional SPICE commands ********
.end
```




Q5. Design 1-bit 6T-SRAM cell in S-edit. Choose the timings wisely to show storage of logic 0 and logic 1 in the waveform. Also verify the Read/Write operation using vertical bars



```
MMOSFET_N_1 Q Q Br Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_2 Q Br Q Gnd Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_P_1 Q Br Q Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_3 Q Br WL BL_Br Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_2 Q Q Br Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSPET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET_N_4 Q WL BL Gnd PD=24u AS=66p PS=24u AS=66p PS=2
```



Q6. Design 4X4 ROM using NMOS and perform the read operation using 2x4 address decoder. Verify the functionality after storing data "1000", "0100", "0010", "0001".



```
MMOSFET P 1 N 1 N 1 Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET P 2 N 4 N 4 Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET P 3 N 5 N 5 Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET P 4 N 2 N 2 Vdd Vdd PMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u XNOT GATE 1 N 1 O1 Gnd Vdd NOT GATE XNOT GATE 1 N 1 O1 Gnd Vdd NOT GATE XNOT GATE 1 N 1 O1 Gnd Vdd NOT GATE XNOT GATE 2 N 4 O2 Gnd Vdd NOT GATE XNOT GATE 3 N 5 O3 Gnd Vdd NOT GATE XNOT GATE 3 N 5 O3 Gnd Vdd NOT GATE XNOT GATE 3 N 5 O3 Gnd Vdd NOT GATE XNOT GATE 4 N 2 O4 Gnd Vdd NOT GATE XNOT GATE 4 N 2 O4 Gnd Vdd NOT GATE XNOT GATE 4 N 2 O4 Gnd N 11 N 1 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 3 Gnd N 11 N 1 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 3 Gnd N 11 N 1 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 4 Gnd N 14 N 1 N 13 NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 5 Gnd N 15 N 4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 7 Gnd N 16 N 4 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 10 Gnd N 6 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 10 Gnd N 6 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 10 Gnd N 6 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 5 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 11 Gnd N 8 N 2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 15 Gnd N 8 N 2 Gnd NMOS L=2u W=22u AD=66p PD=24u AS=66p PS=24u MMOSFET N 16 Gnd N 8 N 2 Gnd N 8 N 2 Gn
```

