

ECE 390: WORKSHOP ON ANALOG DESIGN USING CADENCE

PROFESSIONAL	Name:			
UNIVERSITY			Registration No:	
orming Education Transforming India			Max Mar	
_	_	-	l of full adder circuit. Verify	y the
operation using spice si	mulation for A=10	010 and B=0111.		(5)
Q2. Implement 2x1 Musscreenshots of S-edit, T	_		d simulate on tanner tool.	Attach the (5)
Q3. Design ALU capable	to perform addit	ion, subtraction, multi	plication and division oper	ations on
two 2-bit numbers in S- separately in the wave-		•	-spice. Indicate each opera	tion (5)
-		· · · · · · · · · · · · · · · · · · ·	+ x + x ⁴ in S-edit using D-flip	-
Ex-OR gate. Simulate th waveform.	e same and identi	ify number of non-idei	ntical patterns generated i	n the (5)
Q5. Design 1-bit 6T-SRA	AM cell in S-edit. C	hoose the timings wise	ely to show storage of logic	c 0 and
logic 1 in the waveform	. Also verify the R	ead/Write operation u	ising vertical bars	(5)
-	•	•	ion using 2x4 address decc	•
the functionality after s	storing data "1000	", "0100", "0010", "00	01".	(5)