Set3



ECE 390: **WORKSHOP ON ANALOG DESIGN USING CADENCE VIRTUOSO**

Name:	
Section:Roll No:	Registration No:
	Max Marks: 30
Q1. Design a CMOS inverter using tanner tool a same.	and create a symbol named NOT gate of the
	(5)
Q2. Implement NAND gate using CMOS technolomodel file. Attach the screenshots of S-edit, T-sp	
	(5)
Q3. Design CMOS inverter in S-edit, simulate propagation delay using the generated wavefor	for transient analysis in T-spice. Calculate
	(5)
Q4. Implement Full-adder circuit in S-edit, simuthe ON time and time period wisely to verify	·
Q5. Design J-K flip-flop in S-edit using instances symbols, simulate for transient analysis in T-s generated waveform.	
8	(5)
Q6. Design 4 bit Shift register using D flip-flop in spice. Verify the functionality by giving input parts.	S-edit, simulate for transient analysis in T-
, , , , , , , , , , , , , , , , , , , ,	(5)