

SWC_GPTMR

Version v1.0

10/16/2023 10:08:00 AM

Table of Contents

Data Structure Index	2
File Index	3
Data Structure Documentation	4
ASSR_type	4
BYTE_type	6
GPTMR0_type	8
GPTMR1_type	10
GPTMR2_type	12
LBTY_tuniPort16	14
LBTY_tuniPort8	16
SFIOR_type	18
TCCR1A_type	20
TCCR1B_type	22
TCCR_x_type	24
TIFR_type	26
TIMSK_type	28
TMR0_tstrConfig	30
TMR1_tstrConfig	31
TMR2_tstrConfig	33
Word_type	35
File Documentation	38
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBIT_int.h	38
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBIT_int.h	41
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBTY_int.h	43
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBTY_int.h	48
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LCTY_int.h	51
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LCTY_int.h	52
main.c	53
TMR_cfg.h	54
TMR_int.h	58
TMR_prg.c	90
TMR_priv.h	113
Index	Error! Bookmark not defined.

Data Structure Index

Data Structures

Here are the data structures with brief descriptions:

<u>ASSR_type</u> (: Type define of Union bit field "Asynchronous Status Register"	
)	4
<u>BYTE_type</u> (: Type define of Union bit field of Single Byte"byte bits exchange")	6
<u>GPTMR0_type</u> (: General Purpose Input Output Registers	
)	8
<u>GPTMR1_type</u> (: General Purpose Input Output Registers	
)	10
<u>GPTMR2_type</u> (: General Purpose Input Output Registers	
)	12
<u>LBTY_tuniPort16</u>	14
<u>LBTY_tuniPort8</u>	16
<u>SFIOR_type</u> (: Type define of Union bit field "Special Function I/O Register"	
)	18
<u>TCCR1A_type</u> (: Type define of Union bit field "Timer/Counter Control Register A")	20
<u>TCCR1B_type</u> (: Type define of Union bit field "Timer/Counter Control Register B")	22
<u>TCCRx_type</u> (: Type define of Union bit field "Timer/Counter Control Register"	
)	24
<u>TIFR_type</u> (: Type define of Union bit field "Timer/Counter Interrupt Flag Register	
Reg"	
)	26
<u>TIMSK_type</u> (: Type define of Union bit field "Timer/Counter Control Register"	
)	28
<u>TMR0_tstrConfig</u>	30
<u>TMR1_tstrConfig</u>	31
<u>TMR2_tstrConfig</u>	33
<u>Word_type</u> (: Type define of Union bit field of Half Word "bits exchange"	
)	35

File Index

File List

Here is a list of all files with brief descriptions:

H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBIT_int.h38
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBTY_int.h43
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LCTY_int.h51
main.c53
TMR_cfg.h54
TMR_int.h58
TMR_prg.c90
TMR_priv.h113


Data Structure Documentation

ASSR_type Union Reference

: Type define of Union bit field "Asynchronous Status Register"

```
#include <TMR_priv.h>
```

Collaboration diagram for ASSR_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_TCR2UB](#): 1
- [__IO u8 m_OCR2UB](#): 1
- [__IO u8 m_TCN2UB](#): 1
- [__IO u8 m_AS2](#): 1
- [__IO u8](#): 4
- } [sBits](#)

Detailed Description

: Type define of Union bit field "Asynchronous Status Register"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_AS2](#)

Asynchronous Timer/Counter2

[__IO u8 m_OCR2UB](#)

Output Compare Register2 Update Busy

[__IO u8 m_TCN2UB](#)

Timer/Counter2 Update Busy

[__IO u8](#) m_TCR2UB

Timer/Counter Control Register2 Update Busy

struct { ... } sBits

[__IO u8](#)

Reversed

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

BYTE_type Union Reference

: Type define of Union bit field of Single Byte"byte bits exchange"

```
#include <TMR_priv.h>
```

Collaboration diagram for BYTE_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_B0](#): 1
- [__IO u8 m_B1](#): 1
- [__IO u8 m_B2](#): 1
- [__IO u8 m_B3](#): 1
- [__IO u8 m_B4](#): 1
- [__IO u8 m_B5](#): 1
- [__IO u8 m_B6](#): 1
- [__IO u8 m_B7](#): 1
- } [sBits](#)

Detailed Description

: Type define of Union bit field of Single Byte"byte bits exchange"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_B0](#)

Bit 0 "LSB"

[__IO u8 m_B1](#)

Bit 1

[__IO u8 m_B2](#)

Bit 2

[__IO u8](#) m_B3

Bit 3

[__IO u8](#) m_B4

Bit 4

[__IO u8](#) m_B5

Bit 5

[__IO u8](#) m_B6

Bit 6

[__IO u8](#) m_B7

Bit 7 "MSB"

struct { ... } sBits

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

GPTMR0_type Struct Reference

: General Purpose Input Output Registers

```
#include <TMR_priv.h>
```

Collaboration diagram for GPTMR0_type:



Data Fields

- [__IO u8 m_TCNT0](#)
- [__IO TCCR0x_type m_TCCR0](#)
- [__I u8 REVERSE](#) [8]
- [__IO u8 m_OCR0](#)

Detailed Description

: General Purpose Input Output Registers

Type : Struct **Unit** : None

Field Documentation

[__IO u8 m_OCR0](#)

Output Compare Register

[__IO TCCR0x_type m_TCCR0](#)

Timer/Counter Control Register

[IO u8](#) m_TCNT0
Timer/Counter Register

[I u8](#) REVERSE[8]
Reversed

The documentation for this struct was generated from the following file:


[TMR_priv.h](#)

GPTMR1_type Struct Reference

: General Purpose Input Output Registers

```
#include <TMR_priv.h>
```

Collaboration diagram for GPTMR1_type:



Data Fields

- [IO Word type m_ICR1](#)

- [__IO Word type m_OCR1B](#)
 - [__IO Word type m_OCR1A](#)
 - [__IO Word type m_TCNT1](#)
 - [__IO TCCR1B type m_TCCR1B](#)
 - [__IO TCCR1A type m_TCCR1A](#)
-

Detailed Description

: General Purpose Input Output Registers

Type : Struct **Unit** : None

Field Documentation

[__IO Word type m_ICR1](#)

Input Compare Register

[__IO Word type m_OCR1A](#)

Output Compare Register

[__IO Word type m_OCR1B](#)

Output Compare Register

[__IO TCCR1A type m_TCCR1A](#)

Timer/Counter Control Register

[__IO TCCR1B type m_TCCR1B](#)

Timer/Counter Control Register

[__IO Word type m_TCNT1](#)

Output Compare Register

The documentation for this struct was generated from the following file:


[TMR_priv.h](#)

GPTMR2_type Struct Reference

: General Purpose Input Output Registers

```
#include <TMR_priv.h>
```

Collaboration diagram for GPTMR2_type:



Data Fields

- [__IO ASSR_type m_ASSR](#)
- [__IO u8 m_OCR2](#)
- [__IO u8 m_TCNT2](#)
- [__IO TCCRx_type m_TCCR2](#)

Detailed Description

: General Purpose Input Output Registers

Type : Struct **Unit** : None

Field Documentation

[__IO ASSR_type m_ASSR](#)

Asynchronous Status Register

[__IO u8 m_OCR2](#)

Output Compare Register

[IO TCCRx type](#) m_TCCR2

Timer/Counter Control Register

[IO u8](#) m_TCNT2

Timer/Counter Register


The documentation for this struct was generated from the following file:

[TMR_priv.h](#)

LBTY_tuniPort16 Union Reference

#include <LBTY_int.h>

Collaboration diagram for LBTY_tuniPort16:



Data Fields

- struct {
 - [u8 m_u8b0](#):1
 - [u8 m_u8b1](#):1
 - [u8 m_u8b2](#):1
 - [u8 m_u8b3](#):1
 - [u8 m_u8b4](#):1
 - [u8 m_u8b5](#):1
 - [u8 m_u8b6](#):1
 - [u8 m_u8b7](#):1
 - [u8 m_u8b8](#):1
 - [u8 m_u8b9](#):1
 - [u8 m_u8b10](#):1
 - [u8 m_u8b11](#):1
 - [u8 m_u8b12](#):1
 - [u8 m_u8b13](#):1
 - [u8 m_u8b14](#):1
 - [u8 m_u8b15](#):1
 - } [sBits](#)
 - struct {
 - [u8 m_u8low](#)
 - [u8 m_u8high](#)
 - } [sBytes](#)
 - [u16 u_u16Word](#)
-

Field Documentation

[u8](#) m_u8b0

[u8](#) m_u8b1

[u8](#) m_u8b10

[u8](#) m_u8b11

[u8](#) m_u8b12

[u8](#) m_u8b13

[u8](#) m_u8b14

[u8](#) m_u8b15

[u8](#) m_u8b2

[u8](#) m_u8b3

[u8](#) m_u8b4

[u8](#) m_u8b5

[u8](#) m_u8b6

[u8](#) m_u8b7

[u8](#) m_u8b8

[u8](#) m_u8b9

[u8](#) m_u8high

[u8](#) m_u8low

struct { ... } sBits

struct { ... } sBytes

[u16](#) u_u16Word


The documentation for this union was generated from the following file:

- H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/[LBTY_int.h](#)

LBTY_tuniPort8 Union Reference

```
#include <LBTY_int.h>
```

Collaboration diagram for LBTY_tuniPort8:



Data Fields

- struct {
- [u8 m_u8b0](#):1
- [u8 m_u8b1](#):1
- [u8 m_u8b2](#):1
- [u8 m_u8b3](#):1
- [u8 m_u8b4](#):1
- [u8 m_u8b5](#):1
- [u8 m_u8b6](#):1
- [u8 m_u8b7](#):1
- } [sBits](#)
- [u8 u_u8Byte](#)

Detailed Description

Union Byte bit by bit

Field Documentation

[u8](#) m_u8b0

[u8](#) m_u8b1

[u8](#) m_u8b2

[u8](#) m_u8b3

[u8](#) m_u8b4

[u8](#) m_u8b5

[u8](#) m_u8b6

[u8](#) m_u8b7

struct { ... } sBits

[u8](#) u_u8Byte

The documentation for this union was generated from the following file:


- H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/[LBTY_int.h](#)

SFIOR_type Union Reference

: Type define of Union bit field "Special Function I/O Register"

```
#include <TMR_priv.h>
```

Collaboration diagram for SFIOR_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_PSR10](#): 1
- [__IO u8 m_PSR2](#): 1
- [__IO u8 m_PUD](#): 1
- [__IO u8 m_ACME](#): 1
- [__IO u8](#): 1
- [__IO u8 m_ADTS](#): 3
- } [sBits](#)

Detailed Description

: Type define of Union bit field "Special Function I/O Register"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_ACME](#)

Analog Comparator Multiplexer Enable

[__IO u8 m_ADTS](#)

ADC Auto Trigger Source

[__IO u8 m_PSR10](#)

Prescaler Reset Timer/Counter1 and Timer/Counter0

[__IO u8](#) m_PSR2

Prescaler Reset Timer/Counter2

[__IO u8](#) m_PUD

Pull-up disable

struct { ... } sBits

[__IO u8](#)

Reversed

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

TCCR1A_type Union Reference

: Type define of Union bit field "Timer/Counter Control Register A"

```
#include <TMR_priv.h>
```

Collaboration diagram for TCCR1A_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_WGM10](#): 1
- [__IO u8 m_WGM11](#): 1
- [__IO u8 m_FOC1B](#): 1
- [__IO u8 m_FOC1A](#): 1
- [__IO u8 m_COM1B](#): 2
- [__IO u8 m_COM1A](#): 2
- } [sBits](#)

Detailed Description

: Type define of Union bit field "Timer/Counter Control Register A"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_COM1A](#)

Compare Match Output Mode

[__IO u8 m_COM1B](#)

Compare Match Output Mode

[__IO u8 m_FOC1A](#)

Force Output Compare

[__IO u8 m_FOC1B](#)

Force Output Compare

[IO u8](#) m_WGM10

Waveform Generation Mode

[IO u8](#) m_WGM11

Waveform Generation Mode

struct { ... } sBits

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

TCCR1B_type Union Reference

: Type define of Union bit field "Timer/Counter Control Register B"

```
#include <TMR_priv.h>
```

Collaboration diagram for TCCR1B_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_CS1](#): 3
- [__IO u8 m_WGM12](#): 1
- [__IO u8 m_WGM13](#): 1
- [__IO u8](#): 1
- [__IO u8 m_ICES1](#): 1
- [__IO u8 m_ICNC1](#): 1
- } [sBits](#)

Detailed Description

: Type define of Union bit field "Timer/Counter Control Register B"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_CS1](#)

Clock Select

[__IO u8 m_ICES1](#)

Input Capture Edge Select

[__IO u8 m_ICNC1](#)

Input Capture Noise Canceler

[__IO u8 m_WGM12](#)

Waveform Generation Mode

[__IO u8](#) m_WGM13

Waveform Generation Mode

struct { ... } sBits

[__IO u8](#)

Reversed

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

TCCR_x_type Union Reference

: Type define of Union bit field "Timer/Counter Control Register"

```
#include <TMR_priv.h>
```

Collaboration diagram for TCCR_x_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_CSx](#): 3
- [__IO u8 m_WGMx1](#): 1
- [__IO u8 m_COMx](#): 2
- [__IO u8 m_WGMx0](#): 1
- [__IO u8 m_FOCx](#): 1
- } [sBits](#)

Detailed Description

: Type define of Union bit field "Timer/Counter Control Register"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_COMx](#)

Compare Match Output Mode

[__IO u8 m_CSx](#)

Clock Select

[__IO u8 m_FOCx](#)

Force Output Compare

[IO u8](#) m_WGMx0

Waveform Generation Mode

[IO u8](#) m_WGMx1

Waveform Generation Mode

struct { ... } sBits

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

TIFR_type Union Reference

: Type define of Union bit field "Timer/Counter Interrupt Flag Register Reg"

```
#include <TMR_priv.h>
```

Collaboration diagram for TIFR_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [_IO u8 m_TOV0](#): 1
- [_IO u8 m_OCF0](#): 1
- [_IO u8 m_TOV1](#): 1
- [_IO u8 m_OCF1B](#): 1
- [_IO u8 m_OCF1A](#): 1
- [_IO u8 m_ICF1](#): 1
- [_IO u8 m_TOV2](#): 1
- [_IO u8 m_OCF2](#): 1
- } [sBits](#)

Detailed Description

: Type define of Union bit field "Timer/Counter Interrupt Flag Register Reg"

Type : Union **Unit** : None

Field Documentation

[_IO u8 m_ICF1](#)

Timer/Counter1, Input Capture Flag

[_IO u8 m_OCF0](#)

Timer/Counter1 Output Compare Match Flag

[IO u8](#) m_OCF1A

Timer/Counter1 Output Compare Match Flag

[IO u8](#) m_OCF1B

Timer/Counter1 Output Compare Match Flag

[IO u8](#) m_OCF2

Timer/Counter2 Output Compare Match Flag

[IO u8](#) m_TOV0

Timer/Counter1 Overflow Flag

[IO u8](#) m_TOV1

Timer/Counter1 Overflow Flag

[IO u8](#) m_TOV2

Timer/Counter2 Overflow Flag

struct { ... } sBits

[u8](#) u_Reg

Byte

The documentation for this union was generated from the following file:


[TMR_priv.h](#)

TIMSK_type Union Reference

: Type define of Union bit field "Timer/Counter Control Register"

```
#include <TMR_priv.h>
```

Collaboration diagram for TIMSK_type:



Data Fields

- [u8 u_Reg](#)
- struct {
- [__IO u8 m_TOIE0](#): 1
- [__IO u8 m_OCIE0](#): 1
- [__IO u8 m_TOIE1](#): 1
- [__IO u8 m_OCIE1B](#): 1
- [__IO u8 m_OCIE1A](#): 1
- [__IO u8 m_TICIE1](#): 1
- [__IO u8 m_TOIE2](#): 1
- [__IO u8 m_OCIE2](#): 1
- [sBits](#)
- }

Detailed Description

: Type define of Union bit field "Timer/Counter Control Register"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_OCIE0](#)

Timer/Counter1 Output Compare Match Interrupt Enable

[__IO u8 m_OCIE1A](#)

Timer/Counter1 Output Compare Match Interrupt Enable

IO u8 m_OCIE1B

Timer/Counter1 Output Compare Match Interrupt Enable

IO u8 m_OCIE2

Timer/Counter2 Output Compare Match Interrupt Enable

IO u8 m_TICIE1

Timer/Counter1, Input Capture Interrupt Enable

IO u8 m_TOIE0

Timer/Counter1 Overflow Interrupt Enable

IO u8 m_TOIE1

Timer/Counter1 Overflow Interrupt Enable

IO u8 m_TOIE2

Timer/Counter2 Overflow Interrupt Enable

struct { ... } sBits

u8 u_Reg

Byte


The documentation for this union was generated from the following file:

[TMR_priv.h](#)

TMR0_tstrConfig Struct Reference

#include <TMR_int.h>

Collaboration diagram for TMR0_tstrConfig:



Data Fields

- [u8 m_TMR_Reload](#)
- [u8 m_TMR_Compare](#)
- [TMR0_tenuClockSource m_TMR_Prescaler](#)
- [TMRx_u8_tenuWaveGenerationMode m_TMR_Mode](#)
- [TMRx_u8_tenuCompareOutputMode m_TMR_OutputMode](#)
- [LBTY_tenuFlagStatus m_TMR_FOC](#)
- [LBTY_tenuFlagStatus m_TMR_OVIE](#)
- [LBTY_tenuFlagStatus m_TMR_OCIE](#)

Field Documentation

[u8 m_TMR_Compare](#)

[LBTY_tenuFlagStatus m_TMR_FOC](#)

[TMRx_u8_tenuWaveGenerationMode m_TMR_Mode](#)

[LBTY_tenuFlagStatus m_TMR_OCIE](#)

[TMRx_u8_tenuCompareOutputMode m_TMR_OutputMode](#)

[LBTY_tenuFlagStatus m_TMR_OVIE](#)

[TMR0_tenuClockSource m_TMR_Prescaler](#)

[u8 m_TMR_Reload](#)


The documentation for this struct was generated from the following file:

[TMR_int.h](#)

TMR1_tstrConfig Struct Reference

#include <TMR_int.h>

Collaboration diagram for TMR1_tstrConfig:



Data Fields

- [u16 m_TMR_Reload](#)
 - [u16 m_TMR_Input](#)
 - [u16 m_TMR_CompareA](#)
 - [u16 m_TMR_CompareB](#)
 - [TMR1_tenuClockSource m_TMR_Prescaler](#)
 - [TMR1_tenuWaveGenerationMode m_TMR_Mode](#)
 - [TMR1_tenuCompareOutputMode m_TMR_OutputModeA](#)
 - [TMR1_tenuCompareOutputMode m_TMR_OutputModeB](#)
 - [LBTY_tenuFlagStatus m_TMR_FOCA](#)
 - [LBTY_tenuFlagStatus m_TMR_FOCB](#)
 - [LBTY_tenuFlagStatus m_TMR_TICIE](#)
 - [LBTY_tenuFlagStatus m_TMR_OCIEA](#)
 - [LBTY_tenuFlagStatus m_TMR_OCIEB](#)
 - [LBTY_tenuFlagStatus m_TMR_TOIE](#)
 - [LBTY_tenuFlagStatus m_TMR_InputNoise](#)
 - [TMR1_tenuInputCaptureEdgeSelect m_TMR_InputEdge](#)
-

Field Documentation

[u16](#) m_TMR_CompareA

[u16](#) m_TMR_CompareB

[LBTY_tenuFlagStatus](#) m_TMR_FOCA

[LBTY_tenuFlagStatus](#) m_TMR_FOCB

[u16](#) m_TMR_Input

[TMR1_tenuInputCaptureEdgeSelect](#) m_TMR_InputEdge

[LBTY_tenuFlagStatus](#) m_TMR_InputNoise

[TMR1_tenuWaveGenerationMode](#) m_TMR_Mode

[LBTY_tenuFlagStatus](#) m_TMR_OCIEA

[LBTY_tenuFlagStatus](#) m_TMR_OCIEB

[TMR1_tenuCompareOutputMode](#) m_TMR_OutputModeA

[TMR1_tenuCompareOutputMode](#) m_TMR_OutputModeB

[TMR1_tenuClockSource](#) m_TMR_Prescaler

[u16](#) m_TMR_Reload

[LBTY_tenuFlagStatus](#) m_TMR_TICIE

[LBTY_tenuFlagStatus](#) m_TMR_TOIE


The documentation for this struct was generated from the following file:

[TMR_int.h](#)

TMR2_tstrConfig Struct Reference

#include <TMR_int.h>

Collaboration diagram for TMR2_tstrConfig:



Data Fields

- [u8 m_TMR_Reload](#)
- [u8 m_TMR_Compare](#)
- [TMR2_tenuClockSource m_TMR_Prescaler](#)
- [TMRx_u8_tenuWaveGenerationMode m_TMR_Mode](#)
- [TMRx_u8_tenuCompareOutputMode m_TMR_OutputMode](#)
- [LBTY_tenuFlagStatus m_TMR_FOC](#)
- [LBTY_tenuFlagStatus m_TMR_OVIE](#)
- [LBTY_tenuFlagStatus m_TMR_OCIE](#)
- [TMR2_tenuInputCaptureEdgeSelect m_TMR_AsyClock](#)

Field Documentation

[TMR2_tenuInputCaptureEdgeSelect](#) m_TMR_AsyClock

[u8 m_TMR_Compare](#)

[LBTY_tenuFlagStatus](#) m_TMR_FOC

[TMRx_u8_tenuWaveGenerationMode](#) m_TMR_Mode

[LBTY_tenuFlagStatus](#) m_TMR_OCIE

[TMRx_u8_tenuCompareOutputMode](#) m_TMR_OutputMode

[LBTY_tenuFlagStatus](#) m_TMR_OVIE

[TMR2_tenuClockSource](#) m_TMR_Prescaler

[u8 m_TMR_Reload](#)

The documentation for this struct was generated from the following file:


[TMR_int.h](#)

Word_type Union Reference

: Type define of Union bit field of Half Word "bits exchange"

```
#include <TMR_priv.h>
```

Collaboration diagram for Word_type:



Data Fields

- [u16 u16Reg](#)
- struct {
- [BYTE_type m_u8Low](#)
- [BYTE_type m_u8High](#)
- } [sBytes](#)
- struct {
- [__IO u8 m_B0](#): 1
- [__IO u8 m_B1](#): 1
- [__IO u8 m_B2](#): 1
- [__IO u8 m_B3](#): 1
- [__IO u8 m_B4](#): 1
- [__IO u8 m_B5](#): 1
- [__IO u8 m_B6](#): 1

- [__IO u8 m_B7](#): 1
- [__IO u8 m_B8](#): 1
- [__IO u8 m_B9](#): 1
- [__IO u8 m_B10](#): 1
- [__IO u8 m_B11](#): 1
- [__IO u8 m_B12](#): 1
- [__IO u8 m_B13](#): 1
- [__IO u8 m_B14](#): 1
- [__IO u8 m_B15](#): 1
- } [sBits](#)

Detailed Description

: Type define of Union bit field of Half Word "bits exchange"

Type : Union **Unit** : None

Field Documentation

[__IO u8 m_B0](#)

Bit 0 "LSB"

[__IO u8 m_B1](#)

Bit 1

[__IO u8 m_B10](#)

Bit 10

[__IO u8 m_B11](#)

Bit 11

[__IO u8 m_B12](#)

Bit 12

[__IO u8 m_B13](#)

Bit 13

[__IO u8 m_B14](#)

Bit 14

[__IO u8 m_B15](#)

Bit 15 "MSB"

[__IO u8 m_B2](#)

Bit 2

[__IO u8](#) m_B3

Bit 3

[__IO u8](#) m_B4

Bit 4

[__IO u8](#) m_B5

Bit 5

[__IO u8](#) m_B6

Bit 6

[__IO u8](#) m_B7

Bit 7

[__IO u8](#) m_B8

Bit 8

[__IO u8](#) m_B9

Bit 9

[BYTE_type](#) m_u8High

High Byte

[BYTE_type](#) m_u8Low

Low Byte

struct { ... } sBits

struct { ... } sBytes

[u16](#) u16Reg

half Word

The documentation for this union was generated from the following file:

[TMR_priv.h](#)


File Documentation

H:/0/Workspaces/MCU

Drivers/ATmega32/MCAL/SWC_BSW/LBIT_int.h File

Reference

This graph shows which files directly or indirectly include this file:



Macros

- #define [BV](#)(bit) (1u<<(bit))
- #define [SET_BIT](#)(REG, bit) ((REG) |= (1u<<(bit)))
- #define [CLR_BIT](#)(REG, bit) ((REG) &= ~(1u<<(bit)))
- #define [TOG_BIT](#)(REG, bit) ((REG) ^= (1u<<(bit)))
- #define [SET_BYTE](#)(REG, bit) ((REG) |= (0xFFu<<(bit)))
- #define [CLR_BYTE](#)(REG, bit) ((REG) &= ~(0xFFu<<(bit)))
- #define [TOG_BYTE](#)(REG, bit) ((REG) ^= (0xFFu<<(bit)))
- #define [SET_MASK](#)(REG, MASK) ((REG) |= (MASK))
- #define [CLR_MASK](#)(REG, MASK) ((REG) &= ~(MASK))
- #define [TOG_MASK](#)(REG, MASK) ((REG) ^= (MASK))
- #define [GET_MASK](#)(REG, MASK) ((REG) & (MASK))
- #define [SET_REG](#)(REG) ((REG) = ~(0u))
- #define [CLR_REG](#)(REG) ((REG) = (0u))
- #define [TOG_REG](#)(REG) ((REG) ^= ~(0u))
- #define [GET_BIT](#)(REG, bit) (((REG)>>(bit)) & 0x01u)
- #define [GET_NIB](#)(REG, bit) (((REG)>>(bit)) & 0x0Fu)
- #define [GET_BYTE](#)(REG, bit) (((REG)>>(bit)) & 0xFFu)
- #define [ASSIGN_BIT](#)(REG, bit, value) ((REG) = ((REG) & ~(0x01u<<(bit))) | (((value) & 0x01u)<<(bit)))
- #define [ASSIGN_NIB](#)(REG, bit, value) ((REG) = ((REG) & ~(0x0Fu<<(bit))) | (((value) & 0x0Fu)<<(bit)))
- #define [ASSIGN_BYTE](#)(REG, bit, value) ((REG) = ((REG) & ~(0xFFu<<(bit))) | (((value) & 0xFFu)<<(bit)))
- #define [CON_u8Bits](#)(b7, b6, b5, b4, b3, b2, b1, b0)

(0b##b7##b6##b5##b4##b3##b2##b1##b0)
- #define [CON_u16Bits](#)(b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0)

(0b##b15##b14##b13##b12##b11##b10##b9##b8##b7##b6##b5##b4##b3##b2##b1##b0)

Macro Definition Documentation

#define _BV(bit) (1u<<(bit))

**#define ASSIGN_BIT(REG, bit, value) ((REG) = ((REG) & ~(0x01u<<(bit))) |
(((value) & 0x01u)<<(bit)))**

**#define ASSIGN_BYTE(REG, bit, value) ((REG) = ((REG) & ~(0xFFu<<(bit))) |
(((value) & 0xFFu)<<(bit)))**

**#define ASSIGN_NIB(REG, bit, value) ((REG) = ((REG) & ~(0x0Fu<<(bit))) |
(((value) & 0x0Fu)<<(bit)))**

#define CLR_BIT(REG, bit) ((REG) &= ~(1u<<(bit)))

#define CLR_BYTE(REG, bit) ((REG) &= ~(0xFFu<<(bit)))

#define CLR_MASK(REG, MASK) ((REG) &= ~(MASK))

#define CLR_REG(REG) ((REG) = (0u))

**#define CON_u16Bits(b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5,
b4, b3, b2, b1, b0)**

**(0b##b15##b14##b13##b12##b11##b10##b9##b8##b7##b6##b5##b4##b3##b2##
b1##b0)**

#define CON_u8Bits(b7, b6, b5, b4, b3, b2, b1, b0)

(0b##b7##b6##b5##b4##b3##b2##b1##b0)

#define GET_BIT(REG, bit) (((REG)>>(bit)) & 0x01u)

#define GET_BYTE(REG, bit) (((REG)>>(bit)) & 0xFFu)

#define GET_MASK(REG, MASK) ((REG) & (MASK))

#define GET_NIB(REG, bit) (((REG)>>(bit)) & 0x0Fu)

#define SET_BIT(REG, bit) ((REG) |= (1u<<(bit)))

Bitwise Operation

```
#define SET_BYTE( REG, bit) ((REG) |= (0xFFu<<(bit)))  
  
#define SET_MASK( REG, MASK) ((REG) |= (MASK))  
  
#define SET_REG( REG) ((REG) = ~(0u))  
  
#define TOG_BIT( REG, bit) ((REG) ^= (1u<<(bit)))  
  
#define TOG_BYTE( REG, bit) ((REG) ^= (0xFFu<<(bit)))  
  
#define TOG_MASK( REG, MASK) ((REG) ^= (MASK))  
  
#define TOG_REG( REG) ((REG) ^= ~(0u))
```

```

Go to the documentation of this file.1 /*
***** */
2 /* ***** FILE DEFINITION SECTION ***** */
3 /* ***** */
4 /* File Name      : LBIT_int.h */
5 /* Author         : MAAM */
6 /* Version        : v01 */
7 /* date           : Mar 24, 2023 */
8 /* description    : Bitwise Library */
9 /* ***** */
10 /* ***** HEADER FILES INCLUDES ***** */
11 /* ***** */
12
13 #ifndef LBIT_INT_H_
14 #define LBIT_INT_H_
15
16 /* ***** */
17 /* ***** TYPE_DEF/STRUCT/ENUM SECTION ***** */
18 /* ***** */
19
20 /* ***** */
21 /* ***** MACRO/DEFINE SECTION ***** */
22 /* ***** */
23
24 #define _BV(bit) (1u<<(bit))
25
26 #define SET_BIT(REG, bit) ((REG) |= (1u<<(bit)))
27 #define CLR_BIT(REG, bit) ((REG) &= ~(1u<<(bit)))
28 #define TOG_BIT(REG, bit) ((REG) ^= (1u<<(bit)))
29
30 #define SET_BYTE(REG, bit) ((REG) |= (0xFFu<<(bit)))
31 #define CLR_BYTE(REG, bit) ((REG) &= ~(0xFFu<<(bit)))
32 #define TOG_BYTE(REG, bit) ((REG) ^= (0xFFu<<(bit)))
33
34 #define SET_MASK(REG, MASK) ((REG) |= (MASK))
35 #define CLR_MASK(REG, MASK) ((REG) &= ~(MASK))
36 #define TOG_MASK(REG, MASK) ((REG) ^= (MASK))
37 #define GET_MASK(REG, MASK) ((REG) & (MASK))
38
39 #define SET_REG(REG) ((REG) = ~(0u))
40 #define CLR_REG(REG) ((REG) = (0u))
41 #define TOG_REG(REG) ((REG) ^= ~(0u))
42
43 #define GET_BIT(REG, bit) (((REG)>>(bit)) & 0x01u)
44 #define GET_NIB(REG, bit) (((REG)>>(bit)) & 0x0Fu)
45 #define GET_BYTE(REG, bit) (((REG)>>(bit)) & 0xFFu)
46
47 #define ASSIGN_BIT(REG, bit, value) ((REG) = ((REG) & ~(0x01u<<(bit))) | ((value) & 0x01u)<<(bit)))
48 #define ASSIGN_NIB(REG, bit, value) ((REG) = ((REG) & ~(0x0Fu<<(bit))) | ((value) & 0x0Fu)<<(bit)))
49 #define ASSIGN_BYTE(REG, bit, value) ((REG) = ((REG) & ~(0xFFu<<(bit))) | ((value) & 0xFFu)<<(bit)))
50
51 #define ASSIGN_BIT(REG,bit,value) do{
52 \
53 \
54 \
55 \
56 \
57 \
58 \
59 \
60 \
61 \
62 \
63 \
64 \
65 \
66 \
67 \
68 \
69 \
70 \
71 \
72 \
73 \
74 \
75 \
76 \
77 \
78 \
79 \
80 \
81 \
82 \
83 \
84 \
85 \
86 \
87 \
88 \
89 \
90 \
91 \
92 \
93 \
94 \
95 \
96 \
97 \
98 \
99 \
100 \
101 \
102 \
103 \
104 \
105 \
106 \
107 \
108 \
109 \
110 \
111 \
112 \
113 \
114 \
115 \
116 \
117 \
118 \
119 \
120 \
121 \
122 \
123 \
124 \
125 \
126 \
127 \
128 \
129 \
130 \
131 \
132 \
133 \
134 \
135 \
136 \
137 \
138 \
139 \
140 \
141 \
142 \
143 \
144 \
145 \
146 \
147 \
148 \
149 \
150 \
151 \
152 \
153 \
154 \
155 \
156 \
157 \
158 \
159 \
160 \
161 \
162 \
163 \
164 \
165 \
166 \
167 \
168 \
169 \
170 \
171 \
172 \
173 \
174 \
175 \
176 \
177 \
178 \
179 \
180 \
181 \
182 \
183 \
184 \
185 \
186 \
187 \
188 \
189 \
190 \
191 \
192 \
193 \
194 \
195 \
196 \
197 \
198 \
199 \
200 \
201 \
202 \
203 \
204 \
205 \
206 \
207 \
208 \
209 \
210 \
211 \
212 \
213 \
214 \
215 \
216 \
217 \
218 \
219 \
220 \
221 \
222 \
223 \
224 \
225 \
226 \
227 \
228 \
229 \
230 \
231 \
232 \
233 \
234 \
235 \
236 \
237 \
238 \
239 \
240 \
241 \
242 \
243 \
244 \
245 \
246 \
247 \
248 \
249 \
250 \
251 \
252 \
253 \
254 \
255 \
256 \
257 \
258 \
259 \
260 \
261 \
262 \
263 \
264 \
265 \
266 \
267 \
268 \
269 \
270 \
271 \
272 \
273 \
274 \
275 \
276 \
277 \
278 \
279 \
280 \
281 \
282 \
283 \
284 \
285 \
286 \
287 \
288 \
289 \
290 \
291 \
292 \
293 \
294 \
295 \
296 \
297 \
298 \
299 \
300 \
301 \
302 \
303 \
304 \
305 \
306 \
307 \
308 \
309 \
310 \
311 \
312 \
313 \
314 \
315 \
316 \
317 \
318 \
319 \
320 \
321 \
322 \
323 \
324 \
325 \
326 \
327 \
328 \
329 \
330 \
331 \
332 \
333 \
334 \
335 \
336 \
337 \
338 \
339 \
340 \
341 \
342 \
343 \
344 \
345 \
346 \
347 \
348 \
349 \
350 \
351 \
352 \
353 \
354 \
355 \
356 \
357 \
358 \
359 \
360 \
361 \
362 \
363 \
364 \
365 \
366 \
367 \
368 \
369 \
370 \
371 \
372 \
373 \
374 \
375 \
376 \
377 \
378 \
379 \
380 \
381 \
382 \
383 \
384 \
385 \
386 \
387 \
388 \
389 \
390 \
391 \
392 \
393 \
394 \
395 \
396 \
397 \
398 \
399 \
400 \
401 \
402 \
403 \
404 \
405 \
406 \
407 \
408 \
409 \
410 \
411 \
412 \
413 \
414 \
415 \
416 \
417 \
418 \
419 \
420 \
421 \
422 \
423 \
424 \
425 \
426 \
427 \
428 \
429 \
430 \
431 \
432 \
433 \
434 \
435 \
436 \
437 \
438 \
439 \
440 \
441 \
442 \
443 \
444 \
445 \
446 \
447 \
448 \
449 \
450 \
451 \
452 \
453 \
454 \
455 \
456 \
457 \
458 \
459 \
460 \
461 \
462 \
463 \
464 \
465 \
466 \
467 \
468 \
469 \
470 \
471 \
472 \
473 \
474 \
475 \
476 \
477 \
478 \
479 \
480 \
481 \
482 \
483 \
484 \
485 \
486 \
487 \
488 \
489 \
490 \
491 \
492 \
493 \
494 \
495 \
496 \
497 \
498 \
499 \
500 \
501 \
502 \
503 \
504 \
505 \
506 \
507 \
508 \
509 \
510 \
511 \
512 \
513 \
514 \
515 \
516 \
517 \
518 \
519 \
520 \
521 \
522 \
523 \
524 \
525 \
526 \
527 \
528 \
529 \
530 \
531 \
532 \
533 \
534 \
535 \
536 \
537 \
538 \
539 \
540 \
541 \
542 \
543 \
544 \
545 \
546 \
547 \
548 \
549 \
550 \
551 \
552 \
553 \
554 \
555 \
556 \
557 \
558 \
559 \
560 \
561 \
562 \
563 \
564 \
565 \
566 \
567 \
568 \
569 \
570 \
571 \
572 \
573 \
574 \
575 \
576 \
577 \
578 \
579 \
580 \
581 \
582 \
583 \
584 \
585 \
586 \
587 \
588 \
589 \
590 \
591 \
592 \
593 \
594 \
595 \
596 \
597 \
598 \
599 \
600 \
601 \
602 \
603 \
604 \
605 \
606 \
607 \
608 \
609 \
610 \
611 \
612 \
613 \
614 \
615 \
616 \
617 \
618 \
619 \
620 \
621 \
622 \
623 \
624 \
625 \
626 \
627 \
628 \
629 \
630 \
631 \
632 \
633 \
634 \
635 \
636 \
637 \
638 \
639 \
640 \
641 \
642 \
643 \
644 \
645 \
646 \
647 \
648 \
649 \
650 \
651 \
652 \
653 \
654 \
655 \
656 \
657 \
658 \
659 \
660 \
661 \
662 \
663 \
664 \
665 \
666 \
667 \
668 \
669 \
670 \
671 \
672 \
673 \
674 \
675 \
676 \
677 \
678 \
679 \
680 \
681 \
682 \
683 \
684 \
685 \
686 \
687 \
688 \
689 \
690 \
691 \
692 \
693 \
694 \
695 \
696 \
697 \
698 \
699 \
700 \
701 \
702 \
703 \
704 \
705 \
706 \
707 \
708 \
709 \
710 \
711 \
712 \
713 \
714 \
715 \
716 \
717 \
718 \
719 \
720 \
721 \
722 \
723 \
724 \
```

```


65 (0b##b15##b14##b13##b12##b11##b10##b9##b8##b7##b6##b5##b4##b3##b2##b1##b0)
66
67 /* ***** */
68 /* ***** CONST SECTION ***** */
69 /* ***** */
70
71 /* ***** */
72 /* ***** VARIABLE SECTION ***** */
73 /* ***** */
74
75 /* ***** */
76 /* ***** FUNCTION SECTION ***** */
77 /* ***** */
78
79
80 #endif /* LBIT_INT_H_ */
81 /***** E N D (LBIT_int.h) *****/

```


H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBTY_int.h File Reference

#include <stdint.h>

Include dependency graph for LBTY_int.h:



This graph shows which files directly or indirectly include this file:



Data Structures

- union [LBTY_tuniPort8](#) union [LBTY_tuniPort16](#)

Macros

- #define [__IO](#) volatile
- #define [__O](#) volatile
- #define [__I](#) volatile const
- #define [LBTY_u8vidNOP](#)()
- #define [LBTY_NULL](#) ((void *) 0U)
- #define [LBTY_u8ZERO](#) ((u8)0x00U)
- #define [LBTY_u8MAX](#) ((u8)0xFFU)
- #define [LBTY_s8MAX](#) ((s8)0x7F)
- #define [LBTY_s8MIN](#) ((s8)0x80)
- #define [LBTY_u16ZERO](#) ((u16)0x0000U)
- #define [LBTY_u16MAX](#) ((u16)0xFFFFU)
- #define [LBTY_s16MAX](#) ((u16)0x7FFF)
- #define [LBTY_s16MIN](#) ((u16)0x8000)
- #define [LBTY_u32ZERO](#) ((u32)0x00000000UL)
- #define [LBTY_u32MAX](#) ((u32)0xFFFFFFFFUL)
- #define [LBTY_s32MAX](#) ((u32)0x7FFFFFFFL)
- #define [LBTY_s32MIN](#) ((u32)0x80000000L)
- #define [LBTY_u64ZERO](#) ((u64)0x0000000000000000ULL)
- #define [LBTY_u64MAX](#) ((u64)0xFFFFFFFFFFFFFFFFULL)
- #define [LBTY_s64MAX](#) ((u64)0x7FFFFFFFFFFFFFFFL)
- #define [LBTY_s64MIN](#) ((u64)0x8000000000000000LL)

Typedefs

- typedef uint8_t [u8](#)
- typedef uint16_t [u16](#)
- typedef uint32_t [u32](#)
- typedef uint64_t [u64](#)
- typedef int8_t [s8](#)
- typedef int16_t [s16](#)
- typedef int32_t [s32](#)
- typedef int64_t [s64](#)
- typedef float [f32](#)
- typedef double [f64](#)
- typedef [u8](#) * [pu8](#)
- typedef [u16](#) * [pu16](#)
- typedef [u32](#) * [pu32](#)
- typedef [u64](#) * [pu64](#)
- typedef [s8](#) * [ps8](#)
- typedef [s16](#) * [ps16](#)
- typedef [s32](#) * [ps32](#)
- typedef [s64](#) * [ps64](#)

Enumerations

- enum [LBTY_tenuFlagStatus](#) { [LBTY_RESET](#) = 0, [LBTY_SET](#) = ![LBTY_RESET](#) }
 - enum [LBTY_tenuBoolean](#) { [LBTY_TRUE](#) = 0x55, [LBTY_FALSE](#) = 0xAA }
 - enum [LBTY_tenuErrorStatus](#) { [LBTY_OK](#) = (u16)0, [LBTY_NOK](#), [LBTY_NULL_POINTER](#), [LBTY_INDEX_OUT_OF_RANGE](#), [LBTY_NO_MASTER_CHANNEL](#), [LBTY_READ_ERROR](#), [LBTY_WRITE_ERROR](#), [LBTY_UNDEFINED_ERROR](#), [LBTY_IN_PROGRESS](#) }
-

Macro Definition Documentation

#define `__I` `volatile const`

#define `__IO` `volatile`

#define `__O` `volatile`

#define `LBTY_NULL` `((void *) 0U)`

#define `LBTY_s16MAX` `((u16)0x7FFF)`

#define `LBTY_s16MIN` `((u16)0x8000)`

#define `LBTY_s32MAX` `((u32)0x7FFFFFFFL)`

#define `LBTY_s32MIN` `((u32)0x80000000L)`

#define `LBTY_s64MAX` `((u64)0x7FFFFFFFFFFFFFFFL)`

#define `LBTY_s64MIN` `((u64)0x8000000000000000LL)`

#define `LBTY_s8MAX` `((s8)0x7F)`

#define `LBTY_s8MIN` `((s8)0x80)`

#define `LBTY_u16MAX` `((u16)0xFFFFU)`

#define `LBTY_u16ZERO` `((u16)0x0000U)`

#define `LBTY_u32MAX` `((u32)0xFFFFFFFFUL)`

#define `LBTY_u32ZERO` `((u32)0x00000000UL)`

#define `LBTY_u64MAX` `((u64)0xFFFFFFFFFFFFFFFFULL)`

#define `LBTY_u64ZERO` `((u64)0x0000000000000000ULL)`

#define `LBTY_u8MAX` `((u8)0xFFU)`

#define `LBTY_u8vidNOP()`

#define `LBTY_u8ZERO` `((u8)0x00U)`

Data Types Limitation

Typedef Documentation

typedef `float` [f32](#)

Standard Real Decimal number

typedef double [f64](#)

typedef [s16](#)* [ps16](#)

typedef [s32](#)* [ps32](#)

typedef [s64](#)* [ps64](#)

typedef [s8](#)* [ps8](#)

Standard Pointer to Signed Byte/Word/Long_Word

typedef [u16](#)* [pu16](#)

typedef [u32](#)* [pu32](#)

typedef [u64](#)* [pu64](#)

typedef [u8](#)* [pu8](#)

Standard Pointer to Unsigned Byte/Word/Long_Word

typedef int16_t [s16](#)

typedef int32_t [s32](#)

typedef int64_t [s64](#)

typedef int8_t [s8](#)

Standard Signed Byte/Word/Long_Word

typedef uint16_t [u16](#)

typedef uint32_t [u32](#)

typedef uint64_t [u64](#)

typedef uint8_t [u8](#)

Data Types New Definitions Standard Unsigned Byte/Word/Long_Word

Enumeration Type Documentation

enum [LBTY_tenuBoolean](#)

Boolean type

Enumerator:

	LBTY_TRUE	
	LBTY_FALSE	

```
96 {  
97   LBTY\_TRUE = 0x55,  
98   LBTY\_FALSE = 0xAA  
99 } LBTY\_tenuBoolean;
```

enum [LBTY_tenuErrorStatus](#)

Error Return type

Enumerator:

LBTY_OK	
LBTY_NOK	
LBTY_NULL_POINTER	
LBTY_INDEX_OUT_OF_RANGE	
LBTY_NO_MASTER_CHANNEL	
LBTY_READ_ERROR	
LBTY_WRITE_ERROR	
LBTY_UNDEFINED_ERROR	
LBTY_IN_PROGRESS	

```
102 {
103     LBTY_OK = (u16)0,
104     LBTY_NOK,
105     LBTY_NULL_POINTER,
106     LBTY_INDEX_OUT_OF_RANGE,
107     LBTY_NO_MASTER_CHANNEL,
108     LBTY_READ_ERROR,
109     LBTY_WRITE_ERROR,
110     LBTY_UNDEFINED_ERROR,
111     LBTY_IN_PROGRESS /* Error is not available, wait for availability */
112 } LBTY_tenuErrorStatus;
```

enum [LBTY_tenuFlagStatus](#)

Flag Status type

Enumerator:

LBTY_RESET	
LBTY_SET	

```
90 {
91     LBTY_RESET = 0,
92     LBTY_SET = !LBTY_RESET
93 } LBTY_tenuFlagStatus;
```

LBTY_int.h

```
Go to the documentation of this file.1 /*
*****
2 /* ***** FILE DEFINITION SECTION ***** */
3 /* ***** */
4 /* File Name      : LBTY_int.h */
5 /* Author         : MAAM */
6 /* Version        : v01 */
7 /* date           : Mar 23, 2023 */
8 /* description    : Basic Library */
9 /* ***** */
10 /* ***** HEADER FILES INCLUDES ***** */
11 /* ***** */
12
13 #ifndef _LBTY_INT_H_
14 #define _LBTY_INT_H_
15
16 #include <stdint.h>
17
18 /* ***** */
19 /* ***** TYPE_DEF SECTION ***** */
20 /* ***** */
21
22 typedef uint8_t      u8 ;
23 typedef uint16_t     u16;
24 typedef uint32_t     u32;
25 typedef uint64_t     u64;
26
27
28
29 typedef int8_t       s8 ;
30 typedef int16_t      s16;
31 typedef int32_t      s32;
32 typedef int64_t      s64;
33
34
35 typedef float        f32;
36 typedef double       f64;
37
38
39 typedef u8*          pu8 ;
40 typedef u16*         pu16;
41 typedef u32*         pu32;
42 typedef u64*         pu64;
43
44
45 typedef s8*          ps8 ;
46 typedef s16*         ps16;
47 typedef s32*         ps32;
48 typedef s64*         ps64;
49
50
51 /* ***** */
52 /* ***** MACRO/DEFINE SECTION ***** */
53 /* ***** */
54
55 /*****
56 #define __IO      volatile
57 #define __O       volatile
58 #define __I       volatile const
59 *****/
60
61 #define LBTY_u8vidNOP()
62 #define LBTY_NULL      ((void *) 0U)
63
64 #define LBTY_u8ZERO     ((u8)0x00U)
65 #define LBTY_u8MAX      ((u8)0xFFU)
66 #define LBTY_s8MAX      ((s8)0x7F )
67 #define LBTY_s8MIN      ((s8)0x80 )
68
69 #define LBTY_u16ZERO    ((u16)0x0000U)
70 #define LBTY_u16MAX     ((u16)0xFFFFU)
71 #define LBTY_s16MAX     ((u16)0x7FFF )
72 #define LBTY_s16MIN     ((u16)0x8000 )
73
74
75 #define LBTY_u32ZERO    ((u32)0x00000000UL)
76 #define LBTY_u32MAX     ((u32)0xFFFFFFFFUL)
77 #define LBTY_s32MAX     ((u32)0x7FFFFFFF )
78 #define LBTY_s32MIN     ((u32)0x80000000L )
79

```

```


80 #define LBTY_u64ZERO      ((u64)0x0000000000000000ULL)
81 #define LBTY_u64MAX       ((u64)0xFFFFFFFFFFFFFFFFULL)
82 #define LBTY_s64MAX       ((u64)0x7FFFFFFFFFFFFFFFLL )
83 #define LBTY_s64MIN       ((u64)0x8000000000000000LL )
84
85 /* ***** */
86 /* ***** ENUM SECTION ***** */
87 /* ***** */
88
89 typedef enum {
90     LBTY_RESET = 0,
91     LBTY_SET = !LBTY_RESET
92 } LBTY_tenuFlagStatus;
93
94
95 typedef enum {
96     LBTY_TRUE = 0x55,
97     LBTY_FALSE = 0xAA
98 } LBTY_tenuBoolean;
99
100
101 typedef enum {
102     LBTY_OK = (u16)0,
103     LBTY_NOK,
104     LBTY_NULL_POINTER,
105     LBTY_INDEX_OUT_OF_RANGE,
106     LBTY_NO_MASTER_CHANNEL,
107     LBTY_READ_ERROR,
108     LBTY_WRITE_ERROR,
109     LBTY_UNDEFINED_ERROR,
110     LBTY_IN_PROGRESS /* Error is not available, wait for availability */
111 } LBTY_tenuErrorStatus;
112
113
114 /* ***** */
115 /* ***** STRUCT SECTION ***** */
116 /* ***** */
117
118 typedef union {
119     struct {
120         u8 m u8b0 :1; // LSB
121         u8 m u8b1 :1;
122         u8 m u8b2 :1;
123         u8 m u8b3 :1;
124         u8 m u8b4 :1;
125         u8 m u8b5 :1;
126         u8 m u8b6 :1;
127         u8 m u8b7 :1; // MSB
128     } sBits;
129     u8 u u8Byte;
130 } LBTY_tuniPort8;
131
132
133 typedef union {
134     struct {
135         u8 m u8b0 :1; // LSB
136         u8 m u8b1 :1;
137         u8 m u8b2 :1;
138         u8 m u8b3 :1;
139         u8 m u8b4 :1;
140         u8 m u8b5 :1;
141         u8 m u8b6 :1;
142         u8 m u8b7 :1;
143         u8 m u8b8 :1;
144         u8 m u8b9 :1;
145         u8 m u8b10 :1;
146         u8 m u8b11 :1;
147         u8 m u8b12 :1;
148         u8 m u8b13 :1;
149         u8 m u8b14 :1;
150         u8 m u8b15 :1; // MSB
151     } sBits;
152     struct {
153         u8 m u8low;
154         u8 m u8high;
155     } sBytes;
156     u16 u u16Word;
157 } LBTY_tuniPort16;
158
159 /* ***** */
160 /* ***** FUNCTION SECTION ***** */

```

```
161 /* ***** */
162
163
164 #endif /* _LBTY_INT_H_ */
165 /***** E N D (LBTY_int.h) *****/
```

H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LCTY_int.h File Reference

This graph shows which files directly or indirectly include this file:



Macros

- #define [LCTY_PROGMEM](#) __attribute__((__progmem__))
- #define [LCTY_PURE](#) __attribute__((__pure__))
- #define [LCTY_INLINE](#) __attribute__((always_inline)) static inline
- #define [LCTY_INTERRUPT](#) __attribute__((interrupt))
- #define [CTY_PACKED](#) __attribute__((__packed__))
- #define [LCTY_CONST](#) __attribute__((__const__))
- #define [LCTY_DPAGE](#) __attribute__((dp))
- #define [LCTY_NODPAGE](#) __attribute__((nodp))
- #define [LCTY_SECTION](#)(section) __attribute__((section(# section)))
- #define [LCTY_ASM](#)(cmd) __asm__ __volatile__ (# cmd ::)

Macro Definition Documentation

#define CTY_PACKED __attribute__((__packed__))

#define LCTY_ASM(cmd) __asm__ __volatile__ (# cmd ::)

#define LCTY_CONST __attribute__((__const__))

#define LCTY_DPAGE __attribute__((dp))

#define LCTY_INLINE __attribute__((always_inline)) static inline

#define LCTY_INTERRUPT __attribute__((interrupt))

#define LCTY_NODPAGE __attribute__((nodp))

#define LCTY_PROGMEM __attribute__((__progmem__))

#define LCTY_PURE __attribute__((__pure__))

#define LCTY_SECTION(section) __attribute__((section(# section)))


LCTY_int.h

```
Go to the documentation of this file.1 /*
*****
2 /* ***** FILE DEFINITION SECTION ***** */
3 /* ***** */
4 /* File Name : LCTY_int.h */
5 /* Author : MAAM */
6 /* Version : v00 */
7 /* date : Apr 26, 2023 */
8 /* description : Compiler Library */
9 /* ***** */
10 /* ***** HEADER FILES INCLUDES ***** */
11 /* ***** */
12
13 #ifndef LCTY_INT_H_
14 #define LCTY_INT_H_
15
16 /* ***** */
17 /* ***** TYPE_DEF/STRUCT/ENUM SECTION ***** */
18 /* ***** */
19
20 /* ***** */
21 /* ***** MACRO/DEFINE SECTION ***** */
22 /* ***** */
23
24 /* prog memory attribute */
25 #define LCTY_PROGMEM __attribute__((__progmem__))
26
27 /* pure attribute */
28 #define LCTY_PURE __attribute__((__pure__))
29
30 /* Abstraction for inlining */
31 // #define LCTY_INLINE static inline
32 #define LCTY_INLINE __attribute__((always_inline)) static inline
33
34 /* define function as interrupt handler */
35 #define LCTY_INTERRUPT __attribute__((interrupt))
36
37 /* Memory packed to pass Memory padding */
38 #define CTY_PACKED __attribute__((__packed__))
39
40 /* Const attribute */
41 #define LCTY_CONST __attribute__((__const__))
42
43 /* place variable in direct page */
44 #define LCTY_DPAGE __attribute__((dp))
45
46 /* do not place variable in direct page */
47 #define LCTY_NODPAGE __attribute__((nodp))
48
49 /* Sections */
50 #define LCTY_SECTION(section) __attribute__((section( # section)))
51
52 /* Abstraction for assembly command */
53 #define LCTY_ASM(cmd) __asm__ __volatile__ ( # cmd ::)
54
55 /* ***** */
56 /* ***** CONST SECTION ***** */
57 /* ***** */
58
59 /* ***** */
60 /* ***** VARIABLE SECTION ***** */
61 /* ***** */
62
63 /* ***** */
64 /* ***** FUNCTION SECTION ***** */
65 /* ***** */
66
67
68 #endif /* LCTY_INT_H_ */
69 /***** E N D (LCTY_int.h) *****/
```

main.c File Reference

TMR_cfg.h File Reference

This graph shows which files directly or indirectly include this file:



TMR_cfg.h

```
Go to the documentation of this file.1 /*
*****
2 /* ***** FILE DEFINITION SECTION ***** */
3 /* ***** */
4 /* File Name      : TMR_cfg.h */
5 /* Author         : MAAM */
6 /* Version        : v01.2 */
7 /* date           : Apr 5, 2023 */
8 /* ***** */
9 /* ***** HEADER FILES INCLUDES ***** */
10 /* ***** */
11
12 #ifndef TMR_CFG_H_
13 #define TMR_CFG_H_
14
15 /* ***** */
16 /* ***** TYPE_DEF/STRUCT/ENUM SECTION ***** */
17 /* ***** */
18
19 #if defined(TMR0)
20
21 #define TMR0_CLOCK_SOURCE          TMR0_Fosc_Prescaler_1
22 #define TMR0_MODE_INIT            TMRx_u8_CTC_Mode
23 #define TMR0_COMPARE_OUTPUT_MODE  TMRx_u8_COM_Disconnected
24
25 #define TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE LBTY_SET
26 #define TMR0_OVERFLOW_INTERRUPT_INIT_STATE     LBTY_RESET
27
28 #define TMR0_COUNTER_INIT          0x00u
29 #define TMR0_OUTPUT_COMPARE_INIT   0x9Fu
30
31 #elif defined(PWM0)
32
33 #define TMR0_CLOCK_SOURCE          TMR0_Fosc_Prescaler_64
34 #define TMR0_MODE_INIT            TMRx_u8_PWM_Fase_Mode
35 #define TMR0_COMPARE_OUTPUT_MODE  TMRx_u8_FastPWM_Clear_on_Match
36
37 #define TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE LBTY_RESET
38 #define TMR0_OVERFLOW_INTERRUPT_INIT_STATE     LBTY_SET
39
40 // Resolution_PWM = log(Top + 1) / log(2)
41 // F_P_PWM = F_clk / (Prescaler * 2 * Top)
42 // F_F_PWM = F_clk / (Prescaler * (1 + Top))
43 // counts = top - F_CPU / (Freq * Prescaler)
44 #define PWM0_FREQ_INIT            1000u
45 #define PWM0_DUTY_INIT            50u
46
47 #define TMR0_COUNTER_INIT          0x00u
48 #define TMR0_OUTPUT_COMPARE_INIT   0xFFu
49
50 #endif
51
52 /*****
53
54 #if defined(TMR2)
55
56 #define TMR2_ASYNCHRONOUS_CLOCK    TMR2_TOSC_Clock
57 #define TMR2_CLOCK_SOURCE         TMR2_Fosc_Prescaler_1
58 #define TMR2_MODE_INIT            TMRx_u8_Normal_Mode
59 #define TMR2_COMPARE_OUTPUT_MODE  TMRx_u8_COM_Disconnected
60
61 #define TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE LBTY_RESET
62 #define TMR2_OVERFLOW_INTERRUPT_INIT_STATE     LBTY_SET
63
64 #define TMR2_COUNTER_INIT          0x00u
65 #define TMR2_OUTPUT_COMPARE_INIT   0xFFu
66
67 #elif defined(PWM2)
68
69 #define TMR2_ASYNCHRONOUS_CLOCK    TMR2_IO_Clock
70 #define TMR2_CLOCK_SOURCE         TMR2_Fosc_Prescaler_8
```

```

71 #define TMR2_MODE_INIT TMRx_u8_PWM_Fase_Mode
72 #define TMR2_COMPARE_OUTPUT_MODE TMRx_u8_FastPWM_Clear_on_Match
73
74 #define TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE LBTY_RESET
75 #define TMR2_OVERFLOW_INTERRUPT_INIT_STATE LBTY_SET
76
77 // Resolution_PWM = log(Top + 1) / log(2)
78 // F_P_PWM = F_clk / (Prescaler * 2 * Top)
79 // F_F_PWM = F_clk / (Prescaler * (1 + Top))
80 // counts = top - F_CPU / (Freq * Prescaler)
81 #define PWM2_FREQ_INIT 10000u
82 #define PWM2_DUTY_INIT 50u
83
84 #define TMR2_COUNTER_INIT 0x00u
85 #define TMR2_OUTPUT_COMPARE_INIT 0xFFu
86
87 #endif
88
89
/*****
*****/
90
91 #if defined(TMR1)
92
93 #define TMR1_CLOCK_SOURCE TMR1_Fosc_Prescaler_1
94
95 #define TMR1_MODE_INIT TMR1_Normal_Mode
96 #define TMR1_COMPARE_OUTPUT_A_MODE TMR1_COM_Disconnected
97 #define TMR1_COMPARE_OUTPUT_B_MODE TMR1_COM_Disconnected
98
99 #define TMR1_INPUT_CAPTURE_INTERRUPT_STATE LBTY_RESET
100 #define TMR1_OVERFLOW_INTERRUPT_STATE LBTY_RESET
101 #define TMR1_COMPARE_A_MATCH_INTERRUPT_STATE LBTY_RESET
102 #define TMR1_COMPARE_B_MATCH_INTERRUPT_STATE LBTY_RESET
103
104 #define TMR1_INPUT_CAPTURE_NOISE_CANCELER LBTY_SET
105 #define TMR1_INPUT_CAPTURE_EDGE_SELECT TMR1_Capture_Rising_Edge
106
107 #define TMR1_COUNTER_INIT 0x00u
108 #define TMR1_INPUT_CAPTURE_INIT 0x00u
109 #define TMR1_OUTPUT_COMPARE_A_INIT 0xFFu
110 #define TMR1_OUTPUT_COMPARE_B_INIT 0xFFu
111
112 #elif defined(PWM1)
113
114 #define TMR1_CLOCK_SOURCE TMR1_Fosc_Prescaler_8
115 #define TMR1_MODE_INIT TMR1_PWM_Fase_Mode_ICR1
116 #define TMR1_COMPARE_OUTPUT_A_MODE TMR1_COM_Disconnected
117 #define TMR1_COMPARE_OUTPUT_B_MODE TMR1_FastPWM_Clear_on_Match
118
119 #define TMR1_INPUT_CAPTURE_INTERRUPT_STATE LBTY_RESET
120 #define TMR1_OVERFLOW_INTERRUPT_STATE LBTY_SET
121 #define TMR1_COMPARE_A_MATCH_INTERRUPT_STATE LBTY_RESET
122 #define TMR1_COMPARE_B_MATCH_INTERRUPT_STATE LBTY_RESET
123
124 #define TMR1_INPUT_CAPTURE_NOISE_CANCELER LBTY_SET
125 #define TMR1_INPUT_CAPTURE_EDGE_SELECT TMR1_Capture_Rising_Edge
126
127 // Resolution_PWM = log(Top + 1) / log(2)
128 // F_P_PWM = F_clk / (Prescaler * 2 * Top)
129 // F_F_PWM = F_clk / (Prescaler * (1 + Top))
130 // counts = top - F_CPU / (Freq * Prescaler)
131 #define PWM1_FREQ_INIT 10000u
132 #define PWM1A_DUTY_INIT 50u
133 #define PWM1B_DUTY_INIT 50u
134
135 #define TMR1_COUNTER_INIT 0x00u
136 #define TMR1_INPUT_CAPTURE_INIT 0x00u
137 #define TMR1_OUTPUT_COMPARE_A_INIT 0xFFu
138 #define TMR1_OUTPUT_COMPARE_B_INIT 0xFFu
139
140 #endif
141
142
/*****
*****/
143

```


```

144 /* ***** */
145 /* ***** MACRO/DEFINE SECTION ***** */
146 /* ***** */
147
148 /* ***** */
149 /* ***** CONST SECTION ***** */
150 /* ***** */
151
152 /* ***** */
153 /* ***** VARIABLE SECTION ***** */
154 /* ***** */
155
156 /* ***** */
157 /* ***** FUNCTION SECTION ***** */
158 /* ***** */
159
160
161 #endif /* TMR_CFG_H_ */
162 /***** E N D (TMR_cfg.h) *****/

```

TMR_int.h File Reference

This graph shows which files directly or indirectly include this file:



Data Structures

- struct [TMR0_tstrConfig](#) struct [TMR2_tstrConfig](#)
- struct [TMR1_tstrConfig](#)

Macros

- #define [TMR0](#)
- #define [TMR2](#)
- #define [TMR1](#)
- #define [TMR_TICK_US](#) (1.0f/(F_CPU/1000000))

Enumerations

- enum [TMR0_tenuClockSource](#) { [TMR0_NoClockSource_Disable](#) = (u8)0u, [TMR0_Fosc_Prescaler_1](#), [TMR0_Fosc_Prescaler_8](#), [TMR0_Fosc_Prescaler_64](#), [TMR0_Fosc_Prescaler_256](#), [TMR0_Fosc_Prescaler_1024](#), [TMR0_ExternalClock_FallingEdge](#), [TMR0_ExternalClock_RisinfEdge](#) }
- enum [TMR1_tenuClockSource](#) { [TMR1_NoClockSource_Disable](#) = (u8)0u, [TMR1_Fosc_Prescaler_1](#), [TMR1_Fosc_Prescaler_8](#), [TMR1_Fosc_Prescaler_64](#), [TMR1_Fosc_Prescaler_256](#), [TMR1_Fosc_Prescaler_1024](#), [TMR1_ExternalClock_FallingEdge](#), [TMR1_ExternalClock_RisinfEdge](#) }
- enum [TMR2_tenuClockSource](#) { [TMR2_NoClockSource_Disable](#) = (u8)0u, [TMR2_Fosc_Prescaler_1](#), [TMR2_Fosc_Prescaler_8](#), [TMR2_Fosc_Prescaler_32](#), [TMR2_Fosc_Prescaler_64](#), [TMR2_Fosc_Prescaler_128](#), [TMR2_Fosc_Prescaler_256](#), [TMR2_Fosc_Prescaler_1024](#) }
- enum [TMRx_u8_tenuWaveGenerationMode](#) { [TMRx_u8_Normal_Mode](#) = (u8)0u, [TMRx_u8_PWM_PhaseCorrect_Mode](#), [TMRx_u8_CTC_Mode_Mode](#), [TMRx_u8_PWM_Fase_Mode](#) }
- enum [TMR1_tenuWaveGenerationMode](#) { [TMR1_Normal_Mode](#) = (u8)0u, [TMR1_PWM_PhaseCorrect_Mode_8bit](#), [TMR1_PWM_PhaseCorrect_Mode_9bit](#), [TMR1_PWM_PhaseCorrect_Mode_10bit](#), [TMR1_CTC_Mode_Mode_ICR1](#), [TMR1_PWM_Fase_Mode_8bit](#), [TMR1_PWM_Fase_Mode_9bit](#), [TMR1_PWM_Fase_Mode_10bit](#), [TMR1_PWM_Phase_Freq_Correct_Mode_ICR1](#), [TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A](#), [TMR1_PWM_Phase_Correct_Mode_ICR1](#), [TMR1_PWM_Phase_Correct_Mode_ICR1A](#), [TMR1_CTC_Mode_Mode_ICR1A](#), [TMR1_Reserved](#), [TMR1_PWM_Fase_Mode_ICR1](#), [TMR1_PWM_Fase_Mode_ICR1A](#) }
- enum [TMRx_u8_tenuCompareOutputMode](#) { [TMRx_u8_COM_Disconnected](#) = (u8)0u, [TMRx_u8_COM_Toggle_on_Match](#), [TMRx_u8_COM_Clear_on_Match](#), [TMRx_u8_COM_Set_on_Match](#), [TMRx_u8_FastPWM_Clear_on_Match](#) = (u8)2u, [TMRx_u8_FastPWM_Set_on_Match](#), [TMRx_u8_PhasePWM_Clear_on_Match](#) = (u8)2u, [TMRx_u8_PhasePWM_Set_on_Match](#) }
- enum [TMR2_tenuInputCaptureEdgeSelect](#) { [TMR2_IO_Clock](#) = (u8)0u, [TMR2_TOSC_Clock](#) }
- enum [TMR1_tenuCompareOutputMode](#) { [TMR1_COM_Disconnected](#) = (u8)0u, [TMR1_COM_Toggle_on_Match](#), [TMR1_COM_Clear_on_Match](#), [TMR1_COM_Set_on_Match](#), [TMR1_FastPWM_ToggleA_on_Match_Mode15](#) = (u8)1u, [TMR1_FastPWM_Clear_on_Match](#) = (u8)2u, [TMR1_FastPWM_Set_on_Match](#), [TMR1_PhasePWM_ToggleA_on_Match_Mode15](#) = (u8)1u, [TMR1_PhasePWM_Clear_on_Match](#) = (u8)2u, [TMR1_PhasePWM_Set_on_Match](#) }

- enum [TMR1_tenuInputCaptureEdgeSelect](#) { [TMR1_Capture_Falling_Edge](#) = (u8)0u, [TMR1_Capture_Rising_Edge](#), [TMR1_Capture_Off](#) }

Functions

- void [TMR0_vidSetConfig](#) ([TMR0_tstrConfig](#) const *const pstrConfig)
- void [TMR0_vidSRestConfig](#) ([TMR0_tstrConfig](#) *const pstrConfig)
- void [TMR0_vidInit](#) (void)
- void [TMR0_vidEnable](#) (void)
- void [TMR0_vidDisable](#) (void)
- void [TMR0_vidSetForceOutputCompare](#) (void)
- void [TMR0_vidResetForceOutputCompare](#) (void)
- [LBTY_tenuErrorStatus](#) [TMR2_u8Async](#) ([TMR2_tenuInputCaptureEdgeSelect](#) u8Async)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetMode](#) ([TMRx_u8_tenuWaveGenerationMode](#) u8Mode)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetOutputMode](#) ([TMRx_u8_tenuCompareOutputMode](#) u8OutMode)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetOutputCompare](#) (u8 u8Reload)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetCounter](#) (u8 u8Reload)
- [LBTY_tenuErrorStatus](#) [TMR0_u8GetOutputCompare](#) (u8 *pu8Reload)
- [LBTY_tenuErrorStatus](#) [TMR0_u8GetCounter](#) (u8 *pu8Reload)
- void [TMR0_vidSetCompareNum](#) (u16 u16Num)
- void [TMR0_vidGetCompareNum](#) (u16 *pu16Num)
- void [TMR0_vidSetOverflowNum](#) (u16 u16Num)
- void [TMR0_vidGetOverflowNum](#) (u16 *pu16Num)
- void [TMR0_vidGetTicks](#) (u32 *pu32Tick)
- void [TMR0_vidCompareMatch_Enable](#) (void)
- void [TMR0_vidCompareMatch_Disable](#) (void)
- void [TMR0_vidSetCompareMatch_Flag](#) (void)
- void [TMR0_vidClrCompareMatch_Flag](#) (void)
- void [TMR0_vidOverFlow_Enable](#) (void)
- void [TMR0_vidOverFlow_Disable](#) (void)
- void [TMR0_vidSetOverFlow_Flag](#) (void)
- void [TMR0_vidClrOverFlow_Flag](#) (void)
- void [TMR0_vidSetCallBack_CompareMatch](#) (void(*pCallBack)(void))
- void [TMR0_vidSetCallBack_OverFlow](#) (void(*pCallBack)(void))
- void [TMR2_vidSetConfig](#) ([TMR2_tstrConfig](#) const *const pstrConfig)
- void [TMR2_vidSRestConfig](#) ([TMR2_tstrConfig](#) *const pstrConfig)
- void [TMR2_vidInit](#) (void)
- void [TMR2_vidEnable](#) (void)
- void [TMR2_vidDisable](#) (void)
- void [TMR2_vidSetForceOutputCompare](#) (void)
- void [TMR2_vidResetForceOutputCompare](#) (void)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetMode](#) ([TMRx_u8_tenuWaveGenerationMode](#) u8Mode)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetOutputMode](#) ([TMRx_u8_tenuCompareOutputMode](#) u8OutMode)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetOutputCompare](#) (u8 u8Reload)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetCounter](#) (u8 u8Reload)
- [LBTY_tenuErrorStatus](#) [TMR2_u8GetOutputCompare](#) (u8 *pu8Reload)
- [LBTY_tenuErrorStatus](#) [TMR2_u8GetCounter](#) (u8 *pu8Reload)
- void [TMR2_vidSetCompareNum](#) (u16 u16Num)
- void [TMR2_vidGetCompareNum](#) (u16 *pu16Num)
- void [TMR2_vidSetOverflowNum](#) (u16 u16Num)
- void [TMR2_vidGetOverflowNum](#) (u16 *pu16Num)
- void [TMR2_vidGetTicks](#) (u32 *pu32Tick)
- void [TMR2_vidCompareMatch_Enable](#) (void)
- void [TMR2_vidCompareMatch_Disable](#) (void)
- void [TMR2_vidSetCompareMatch_Flag](#) (void)

- void [TMR2_vidClrCompareMatch_Flag](#) (void)
 - void [TMR2_vidOverFlow_Enable](#) (void)
 - void [TMR2_vidOverFlow_Disable](#) (void)
 - void [TMR2_vidSetOverFlow_Flag](#) (void)
 - void [TMR2_vidClrOverFlow_Flag](#) (void)
 - void [TMR2_vidSetCallBack_CompareMatch](#) (void(*pCallBack)(void))
 - void [TMR2_vidSetCallBack_OverFlow](#) (void(*pCallBack)(void))
 - void [TMR1_vidSetConfig](#) (TMR1_tstrConfig const *const pstrConfig)
 - void [TMR1_vidSRestConfig](#) (TMR1_tstrConfig *const pstrConfig)
 - void [TMR1_vidInit](#) (void)
 - void [TMR1_vidEnable](#) (void)
 - void [TMR1_vidDisable](#) (void)
 - void [TMR1_vidInitInputCapture](#) (void)
 - void [TMR1_vidSetForceOutputCompareA](#) (void)
 - void [TMR1_vidResetForceOutputCompareA](#) (void)
 - void [TMR1_vidSetForceOutputCompareB](#) (void)
 - void [TMR1_vidResetForceOutputCompareB](#) (void)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetMode (TMR1_tenuWaveGenerationMode u8Mode)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetOutputModeA (TMR1_tenuCompareOutputMode u8OutMode)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetOutputModeB (TMR1_tenuCompareOutputMode u8OutMode)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetInputCapture (u16 u16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetOutputCompare_A (u16 u16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetOutputCompare_B (u16 u16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8SetCounter (u16 u16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8GetInputCapture (u16 *pu16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8GetOutputCompare_A (u16 *pu16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8GetOutputCompare_B (u16 *pu16Reload)
 - [LBTY_tenuErrorStatus](#) TMR1_u8GetCounter (u16 *pu16Reload)
 - void [TMR1_vidSetOverflowNum](#) (u16 u16Num)
 - void [TMR1_vidGetOverflowNum](#) (u16 *pu16Num)
 - void [TMR1_vidGetTicks](#) (u32 *pu32Tick)
 - void [TMR1_vidInputCapture_Enable](#) (void)
 - void [TMR1_vidInputCapture_Disable](#) (void)
 - void [TMR1_vidSetInputCapture_Flag](#) (void)
 - void [TMR1_vidClrInputCapture_Flag](#) (void)
 - void [TMR1_vidCompareMatch_A_Enable](#) (void)
 - void [TMR1_vidCompareMatch_A_Disable](#) (void)
 - void [TMR1_vidSetCompareMatch_A_Flag](#) (void)
 - void [TMR1_vidClrCompareMatch_A_Flag](#) (void)
 - void [TMR1_vidCompareMatch_B_Enable](#) (void)
 - void [TMR1_vidCompareMatch_B_Disable](#) (void)
 - void [TMR1_vidSetCompareMatch_B_Flag](#) (void)
 - void [TMR1_vidClrCompareMatch_B_Flag](#) (void)
 - void [TMR1_vidOverFlow_Enable](#) (void)
 - void [TMR1_vidOverFlow_Disable](#) (void)
 - void [TMR1_vidSetOverFlow_Flag](#) (void)
 - void [TMR1_vidClrOverFlow_Flag](#) (void)
 - void [TMR1_vidSetCallBack_CaptureEvent](#) (void(*pCallBack)(void))
 - void [TMR1_vidSetCallBack_CompareMatch_A](#) (void(*pCallBack)(void))
 - void [TMR1_vidSetCallBack_CompareMatch_B](#) (void(*pCallBack)(void))
 - void [TMR1_vidSetCallBack_OverFlow](#) (void(*pCallBack)(void))
-

Macro Definition Documentation

#define TMR0

#define TMR1

#define TMR2

#define TMR_TICK_US (1.0f/(F_CPU/1000000))

Enumeration Type Documentation

enum [TMR0_tenuClockSource](#)

Enumerator:

TMR0_NoClockSource_Disable	
TMR0_Fosc_Prescaler_1	
TMR0_Fosc_Prescaler_8	
TMR0_Fosc_Prescaler_64	
TMR0_Fosc_Prescaler_256	
TMR0_Fosc_Prescaler_1024	
TMR0_ExternalClock_FallingEdge	
TMR0_ExternalClock_RisinfEdge	

```
29 {
30     TMR0\_NoClockSource\_Disable = (u8)0u,
31     TMR0\_Fosc\_Prescaler\_1,
32     TMR0\_Fosc\_Prescaler\_8,
33     TMR0\_Fosc\_Prescaler\_64,
34     TMR0\_Fosc\_Prescaler\_256,
35     TMR0\_Fosc\_Prescaler\_1024,
36     TMR0\_ExternalClock\_FallingEdge,
37     TMR0\_ExternalClock\_RisinfEdge
38 } TMR0\_tenuClockSource;
```

enum [TMR1_tenuClockSource](#)

Enumerator:

TMR1_NoClockSource_Disable	
TMR1_Fosc_Prescaler_1	
TMR1_Fosc_Prescaler_8	
TMR1_Fosc_Prescaler_64	
TMR1_Fosc_Prescaler_256	
TMR1_Fosc_Prescaler	

aler_1024	
TMR1_ExternalClock_FallingEdge	
TMR1_ExternalClock_RisinfEdge	

```

40 {
41     TMR1_NoClockSource_Disable = (u8)0u,
42     TMR1_Fosc_Prescaler_1,
43     TMR1_Fosc_Prescaler_8,
44     TMR1_Fosc_Prescaler_64,
45     TMR1_Fosc_Prescaler_256,
46     TMR1_Fosc_Prescaler_1024,
47     TMR1_ExternalClock_FallingEdge,
48     TMR1_ExternalClock_RisinfEdge
49 } TMR1_tenuClockSource;

```

enum [TMR1_tenuCompareOutputMode](#)

Enumerator:

TMR1_COM_Disconnected	Non PWM Mode
TMR1_COM_Toggle_on_Match	
TMR1_COM_Clear_on_Match	
TMR1_COM_Set_on_Match	
TMR1_FastPWM_ToggleA_on_Match_Mode15	Fast PWM Mode
TMR1_FastPWM_Clear_on_Match	
TMR1_FastPWM_Set_on_Match	
TMR1_PhasePWM_ToggleA_on_Match_Mode15	Phase PWM Mode
TMR1_PhasePWM_Clear_on_Match	
TMR1_PhasePWM_Set_on_Match	

```

110 {
112     TMR1_COM_Disconnected = (u8)0u,
113     TMR1_COM_Toggle_on_Match,
114     TMR1_COM_Clear_on_Match,
115     TMR1_COM_Set_on_Match,
116
118     TMR1_FastPWM_ToggleA_on_Match_Mode15 = (u8)1u,
119     TMR1_FastPWM_Clear_on_Match = (u8)2u, // Non Inverting Mode
120     TMR1_FastPWM_Set_on_Match, // Inverting Mode
121
123     TMR1_PhasePWM_ToggleA_on_Match_Mode15 = (u8)1u,
124     TMR1_PhasePWM_Clear_on_Match = (u8)2u, // Low Pulse
125     TMR1_PhasePWM_Set_on_Match, // High Pulse
126
127 } TMR1_tenuCompareOutputMode;

```

enum [TMR1_tenuInputCaptureEdgeSelect](#)

Enumerator:

TMR1_Capture_F	
----------------	--

alling_Edge	
TMR1_Capture_Rising_Edge	
TMR1_Capture_Off	

```

129 {
130     TMR1_Capture_Falling_Edge = (u8)0u,
131     TMR1_Capture_Rising_Edge,
132     TMR1_Capture_Off
133 }TMR1_tenuInputCaptureEdgeSelect;

```

enum TMR1_tenuWaveGenerationMode

Enumerator:

TMR1_Normal_Mode	
TMR1_PWM_PhaseCorrect_Mode_8bit	
TMR1_PWM_PhaseCorrect_Mode_9bit	
TMR1_PWM_PhaseCorrect_Mode_10bit	
TMR1_CTC_Mode_ICR1	
TMR1_PWM_Fase_Mode_8bit	
TMR1_PWM_Fase_Mode_9bit	
TMR1_PWM_Fase_Mode_10bit	
TMR1_PWM_Phase_Freq_Correct_Mode_ICR1	
TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A	
TMR1_PWM_Phase_Correct_Mode_ICR1	
TMR1_PWM_Phase_Correct_Mode_ICR1A	
TMR1_CTC_Mode_ICR1A	
TMR1_Reserved	
TMR1_PWM_Fase_Mode_ICR1	
TMR1_PWM_Fase_Mode_ICR1A	

```

69 {
70     TMR1_Normal_Mode = (u8)0u,
71     TMR1_PWM_PhaseCorrect_Mode_8bit,
72     TMR1_PWM_PhaseCorrect_Mode_9bit,
73     TMR1_PWM_PhaseCorrect_Mode_10bit,
74     TMR1_CTC_Mode_ICR1,           //Clear Timer on Compare Match
75     TMR1_PWM_Fase_Mode_8bit,
76     TMR1_PWM_Fase_Mode_9bit,
77     TMR1_PWM_Fase_Mode_10bit,

```

```

78  TMR1\_PWM\_Phase\_Freq\_Correct\_Mode\_ICR1,
79  TMR1\_PWM\_Phase\_Freq\_Correct\_Mode\_ICR1A,
80  TMR1\_PWM\_Phase\_Correct\_Mode\_ICR1,
81  TMR1\_PWM\_Phase\_Correct\_Mode\_ICR1A,
82  TMR1\_CTC\_Mode\_Mode\_ICR1A,          //Clear Timer on Compare Match
83  TMR1\_Reserved,
84  TMR1\_PWM\_Fase\_Mode\_ICR1,
85  TMR1\_PWM\_Fase\_Mode\_ICR1A,
86  } TMR1\_tenuWaveGenerationMode;

```

enum [TMR2_tenuClockSource](#)

Enumerator:

TMR2_NoClockSource_Disable	
TMR2_Fosc_Prescaler_1	
TMR2_Fosc_Prescaler_8	
TMR2_Fosc_Prescaler_32	
TMR2_Fosc_Prescaler_64	
TMR2_Fosc_Prescaler_128	
TMR2_Fosc_Prescaler_256	
TMR2_Fosc_Prescaler_1024	

```

51  {
52  TMR2\_NoClockSource\_Disable = (u8)0u,
53  TMR2\_Fosc\_Prescaler\_1,
54  TMR2\_Fosc\_Prescaler\_8,
55  TMR2\_Fosc\_Prescaler\_32,
56  TMR2\_Fosc\_Prescaler\_64,
57  TMR2\_Fosc\_Prescaler\_128,
58  TMR2\_Fosc\_Prescaler\_256,
59  TMR2\_Fosc\_Prescaler\_1024
60  } TMR2\_tenuClockSource;

```

enum [TMR2_tenuInputCaptureEdgeSelect](#)

Enumerator:

TMR2_IO_Clock	
TMR2_TOSC_Clock	

```

105  {
106  TMR2\_IO\_Clock = (u8)0u,
107  TMR2\_TOSC\_Clock
108  } TMR2\_tenuInputCaptureEdgeSelect;

```

enum [TMRx_u8_tenuCompareOutputMode](#)

Enumerator:

TMRx_u8_COM_Disconnected	Non PWM Mode
TMRx_u8_COM_Toggle_on_Match	
TMRx_u8_COM_Clear_on_Match	

TMRx_u8_COM_Set_on_Match	
TMRx_u8_FastPWM_Clear_on_Match	Fast PWM Mode
TMRx_u8_FastPWM_Set_on_Match	
TMRx_u8_PhasePWM_Clear_on_Match	Phase PWM Mode
TMRx_u8_PhasePWM_Set_on_Match	

```

88     {
90         TMRx_u8_COM_Disconnected = (u8)0u,
91         TMRx_u8_COM_Toggle_on_Match,
92         TMRx_u8_COM_Clear_on_Match,
93         TMRx_u8_COM_Set_on_Match,
94
96         TMRx_u8_FastPWM_Clear_on_Match = (u8)2u,    // Non Inverting Mode
97         TMRx_u8_FastPWM_Set_on_Match,                // Inverting Mode
98
100        TMRx_u8_PhasePWM_Clear_on_Match = (u8)2u,    // Low Pulse
101        TMRx_u8_PhasePWM_Set_on_Match,                // High Pulse
102
103    } TMRx_u8_tenuCompareOutputMode;

```

enum [TMRx_u8_tenuWaveGenerationMode](#)

Enumerator:

TMRx_u8_Normal_Mode	
TMRx_u8_PWM_PhaseCorrect_Mode	
TMRx_u8_CTC_Mode_Mode	
TMRx_u8_PWM_Fase_Mode	

```

62     {
63         TMRx_u8_Normal_Mode = (u8)0u,
64         TMRx_u8_PWM_PhaseCorrect_Mode,
65         TMRx_u8_CTC_Mode_Mode,                //Clear Timer on Compare Match
66         TMRx_u8_PWM_Fase_Mode
67    } TMRx_u8_tenuWaveGenerationMode;

```

Function Documentation

[LBTY_tenuErrorStatus](#) TMR0_u8GetCounter ([u8](#) * *pu8Reload*)

```

319     {
320         LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
321         if (pu8Reload != LBTY_NULL) {
322             *pu8Reload = S_TMR0->m_TCNT0;
323         } else {
324             u8RetErrorState = LBTY_NULL_POINTER;
325         }
326         return u8RetErrorState;
327     }

```

[LBTY_tenuErrorStatus](#) TMR0_u8GetOutputCompare ([u8](#) * *pu8Reload*)

```

309     {
310         LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;

```

```

311     if(pu8Reload != LBTY\_NULL) {
312         *pu8Reload = S\_TMR0->m\_OCR0;
313     }else{
314         u8RetErrorState = LBTY\_NULL\_POINTER;
315     }
316     return u8RetErrorState;
317 }

```

[LBTY_tenuErrorStatus](#) [TMR0_u8SetCounter](#) ([u8](#) [u8Reload](#))

```

299     {
300         LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
301         if(u8Reload <= LBTY\_u8MAX) {
302             S\_TMR0->m\_TCNT0 = strTMR0\_Config\_GLB.m\_TMR\_Reload = u8Reload;
303         }else{
304             u8RetErrorState = LBTY\_WRITE\_ERROR;
305         }
306         return u8RetErrorState;
307     }

```

[LBTY_tenuErrorStatus](#) [TMR0_u8SetMode](#) ([TMRx_u8_tenuWaveGenerationMode](#) [u8Mode](#))

```

217     {
218         LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
219         switch(u8Mode) {
220             case TMRx\_u8\_Normal\_Mode:
221                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 = GET\_BIT(TMRx\_u8\_Normal\_Mode,
TMRx\_WGMx0\_MASK);
222                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 = GET\_BIT(TMRx\_u8\_Normal\_Mode,
TMRx\_WGMx1\_MASK);
223                 break;
224             case TMRx\_u8\_PWM\_PhaseCorrect\_Mode:
225                 TMR0\_vidResetForceOutputCompare();
226                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 =
GET\_BIT(TMRx\_u8\_PWM\_PhaseCorrect\_Mode, TMRx\_WGMx0\_MASK);
227                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 =
GET\_BIT(TMRx\_u8\_PWM\_PhaseCorrect\_Mode, TMRx\_WGMx1\_MASK);
228                 break;
229             case TMRx\_u8\_CTC\_Mode\_Mode:
230                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 = GET\_BIT(TMRx\_u8\_CTC\_Mode\_Mode,
TMRx\_WGMx0\_MASK);
231                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 = GET\_BIT(TMRx\_u8\_CTC\_Mode\_Mode,
TMRx\_WGMx1\_MASK);
232                 break;
233             case TMRx\_u8\_PWM\_Fase\_Mode:
234                 TMR0\_vidResetForceOutputCompare();
235                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 = GET\_BIT(TMRx\_u8\_PWM\_Fase\_Mode,
TMRx\_WGMx0\_MASK);
236                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 = GET\_BIT(TMRx\_u8\_PWM\_Fase\_Mode,
TMRx\_WGMx1\_MASK);
237                 break;
238             default:
239                 u8RetErrorState = LBTY\_WRITE\_ERROR;
240                 break;
241         }
242         if(u8RetErrorState == LBTY\_OK) {
243             strTMR0\_Config\_GLB.m\_TMR\_Mode = u8Mode;
244         }
245         return u8RetErrorState;
246     }

```

Here is the call graph for this function:



[LBTY_tenuErrorStatus](#) [TMR0_u8SetOutputCompare](#) ([u8](#) [u8Reload](#))

```

289     {
290         LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
291         if(u8Reload <= LBTY\_u8MAX) {
292             S\_TMR0->m\_OCR0 = strTMR0\_Config\_GLB.m\_TMR\_Compare = u8Reload;
293         }else{
294             u8RetErrorState = LBTY\_WRITE\_ERROR;
295         }

```

```

296     return u8RetErrorState;
297 }

```

LBTY_tenuErrorStatus TMR0_u8SetOutputMode (TMRx_u8_tenuCompareOutputMode u8OutMode)

```

248 {
249     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
250     TMRx_u8_tenuWaveGenerationMode u8Mode =
251         (S_TMR0->m_TCCR0.sBits.m_WGMx0<<TMRx_WGMx0_MASK) |
252         (S_TMR0->m_TCCR0.sBits.m_WGMx1<<TMRx_WGMx1_MASK);
253     switch(u8Mode) {
254         case TMRx_u8_Normal_Mode:
255         case TMRx_u8_CTC_Mode_Mode:
256             switch(u8OutMode) {
257                 case TMRx_u8_COM_Disconnected:
258                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Disconnected; break;
259                 case TMRx_u8_COM_Toggle_on_Match:
260                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Toggle_on_Match; break;
261                 case TMRx_u8_COM_Clear_on_Match:
262                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Clear_on_Match; break;
263                 case TMRx_u8_COM_Set_on_Match:
264                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Set_on_Match; break;
265                 default:
266                     u8RetErrorState = LBTY_WRITE_ERROR; break;
267             }
268             break;
269         case TMRx_u8_PWM_PhaseCorrect_Mode:
270             switch(u8OutMode) {
271                 case
272                     TMRx_u8_PhasePWM_Clear_on_Match:S_TMR0->m_TCCR0.sBits.m_COMx =
273                     TMRx_u8_PhasePWM_Clear_on_Match; break;
274                 case TMRx_u8_PhasePWM_Set_on_Match:
275                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_PhasePWM_Set_on_Match; break;
276                 default:
277                     u8RetErrorState = LBTY_WRITE_ERROR; break;
278             }
279             break;
280         case TMRx_u8_PWM_Fase_Mode:
281             switch(u8OutMode) {
282                 case
283                     TMRx_u8_FastPWM_Clear_on_Match:S_TMR0->m_TCCR0.sBits.m_COMx =
284                     TMRx_u8_FastPWM_Clear_on_Match; break;
285                 case TMRx_u8_FastPWM_Set_on_Match:
286                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_FastPWM_Set_on_Match; break;
287                 default:
288                     u8RetErrorState = LBTY_WRITE_ERROR; break;
289             }
290             break;
291         default:
292             u8RetErrorState = LBTY_WRITE_ERROR;
293             break;
294     }
295     if(u8RetErrorState == LBTY_OK) {
296         if(u8OutMode != TMRx_u8_COM_Disconnected)
297             GPIO_u8SetPinDirection(TMR_OCO_PORT, TMR_OCO_PIN, PIN_OUTPUT);
298         strTMR0_Config_GLB.m_TMR_OutputMode = u8OutMode;
299     }
300     return u8RetErrorState;
301 }

```

void TMR0_vidClrCompareMatch_Flag (void)

```

406 {S_TIFR->sBits.m_OCF0 = LBTY_RESET;}

```

void TMR0_vidClrOverFlow_Flag (void)

```

412 {S_TIFR->sBits.m_TOV0 = LBTY_RESET;}

```

void TMR0_vidCompareMatch_Disable (void)

```

403 {S_TIMSK->sBits.m_OCIE0 = LBTY_RESET;}

```

void TMR0_vidCompareMatch_Enable (void)

```

402 {S_TIMSK->sBits.m_OCIE0 = LBTY_SET;}

```

void TMR0_vidDisable (void)

```
205     {
206         S TMR0->m_TCCR0.sBits.m_CSx = TMR0_NoClockSource_Disable;
207     }
```

void TMR0_vidEnable (void)

```
198     {
199         S TMR0->m_TCCR0.sBits.m_CSx = strTMR0_Config_GLB.m_TMR_Prescaler;
200         if(strTMR0_Config_GLB.m_TMR_Prescaler == TMR0_ExternalClock_FallingEdge ||
201            strTMR0_Config_GLB.m_TMR_Prescaler == TMR0_ExternalClock_RisinfEdge){
202             GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
203         }
204     }
```

void TMR0_vidGetCompareNum (u16 * pu16Num)

```
385     {
386         *pu16Num = TMR0_u8CompareNum_GLB;
387     }
```

void TMR0_vidGetOverflowNum (u16 * pu16Num)

```
392     {
393         *pu16Num = TMR0_u8OverflowNum_GLB;
394     }
```


void TMR0_vidGetTicks (u32 * pu32Tick)

```
396     {
397         *pu32Tick = (u32)TMR_u8MAX * TMR0_u8OverflowNum_GLB + S TMR0->m_TCNT0;
398     }
```

void TMR0_vidInit (void)

```
160     {
161         //S SFIOR->sBits.m_PSR10 = LBTY_SET;
162
163         //TMR0_vidEnable();
164         S TMR0->m_TCCR0.sBits.m_CSx = strTMR0_Config_GLB.m_TMR_Prescaler;
165         if(strTMR0_Config_GLB.m_TMR_Prescaler == TMR0_ExternalClock_FallingEdge ||
166            strTMR0_Config_GLB.m_TMR_Prescaler == TMR0_ExternalClock_RisinfEdge){
167             GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
168         }
169         //TMR0_u8SetMode(TMR0_MODE_INIT);
170         S TMR0->m_TCCR0.sBits.m_WGMx0 = GET_BIT(strTMR0_Config_GLB.m_TMR_Mode,
171         TMRx_WGMx0_MASK);
171         S TMR0->m_TCCR0.sBits.m_WGMx1 = GET_BIT(strTMR0_Config_GLB.m_TMR_Mode,
172         TMRx_WGMx1_MASK);
172         //TMR0_u8SetOutputMode(TMR0_COMPARE_OUTPUT_MODE);
173         S TMR0->m_TCCR0.sBits.m_COMx = strTMR0_Config_GLB.m_TMR_OutputMode;
174         if(S TMR0->m_TCCR0.sBits.m_COMx != TMRx_u8_COM_Disconnected)
175             GPIO_u8SetPinDirection(TMR_OC0_PORT, TMR_OC0_PIN, PIN_OUTPUT);
176         //TMR0_vidResetForceOutputCompare();
177         S TMR0->m_TCCR0.sBits.m_FOCx = strTMR0_Config_GLB.m_TMR_FOC;
178
179         #if defined(TMR0)
180             //TMR0_u8SetOutputCompare(TMR0_OUTPUT_COMPARE_INIT);
181             S TMR0->m_OCR0 = strTMR0_Config_GLB.m_TMR_Compare;
182             //TMR0_u8SetCounter(TMR0_COUNTER_INIT);
183             S TMR0->m_TCNT0 = strTMR0_Config_GLB.m_TMR_Reload;
184         #elif defined(PWM0)
185             PWM_vidDisable_OC0();
186             PWM_u8SetFreq_OC0(strTMR0_Config_GLB.m_TMR_Freq);
187             PWM_u8SetDuty_OC0(strTMR0_Config_GLB.m_TMR_Duty);
188             TMR0_Reload_Delay = TMRx_RELOAD_DELAY[strTMR0_Config_GLB.m_TMR_Prescaler];
189         #endif
190
191         S TIMSK->sBits.m_OCIE0 = strTMR0_Config_GLB.m_TMR_OCIE;
192         S TIMSK->sBits.m_TOIE0 = strTMR0_Config_GLB.m_TMR_OVIE;
193
194         S TIFR->sBits.m_OCF0 = LBTY_RESET;
195         S TIFR->sBits.m_TOV0 = LBTY_RESET;
196     }
```

Here is the caller graph for this function:



void TMR0_vidOverFlow_Disable (void)

```
409 {S_TIMSK->sBits.m_TOIE0 = LBTY_RESET;}
```

void TMR0_vidOverFlow_Enable (void)

```
408 {S_TIMSK->sBits.m_TOIE0 = LBTY_SET;}
```

void TMR0_vidResetForceOutputCompare (void)

```
213 {
214     S_TMR0->m_TCCR0.sBits.m_FOCx = strTMR0_Config_GLB.m_TMR_FOC = LBTY_RESET;
215 }
```

Here is the caller graph for this function:



void TMR0_vidSetCallBack_CompareMatch (void*)(void) pCallBack

```
414 {
415     if(*pCallBack == LBTY_NULL) return;
416     pFuncCallBack_TMR0_CompareMatch = pCallBack;
417 }
```

void TMR0_vidSetCallBack_OverFlow (void*)(void) pCallBack

```
418 {
419     if(*pCallBack == LBTY_NULL) return;
420     pFuncCallBack_TMR0_OverFlow = pCallBack;
421 }
```

void TMR0_vidSetCompareMatch_Flag (void)

```
405 {S_TIFR->sBits.m_OCF0 = LBTY_SET;}
```

void TMR0_vidSetCompareNum (u16 u16Num)

```
382 {
383     TMR0_u8CompareNum_GLB = u16Num;
384 }
```

void TMR0_vidSetConfig (TMR0_tstrConfig const *const pstrConfig)

```
133 {
134     if(pstrConfig != LBTY_NULL){
135         strTMR0_Config_GLB = *pstrConfig;
136     }
137     TMR0_vidInit();
138 }
```

Here is the call graph for this function:



void TMR0_vidSetForceOutputCompare (void)

```
209 {
210     S_TMR0->m_TCCR0.sBits.m_FOCx = strTMR0_Config_GLB.m_TMR_FOC = LBTY_SET;
211 }
```

void TMR0_vidSetOverFlow_Flag (void)

```
411 {S_TIFR->sBits.m_TOV0 = LBTY_SET;}
```

void TMR0_vidSetOverflowNum (u16 u16Num)

```
389 {
```



```

390     TMR0\_u8OverflowNum\_GLB = u16Num;
391 }

```

void TMR0_vidSRestConfig ([TMR0_tstrConfig](#) *const *pstrConfig*)

```

140                                     {
141     #if defined(PWM0)
142         strTMR0\_Config\_GLB.m\_TMR\_Freq      = PWM0_FREQ_INIT;
143         strTMR0\_Config\_GLB.m\_TMR\_Duty       = PWM0_DUTY_INIT;
144     #endif
145         strTMR0\_Config\_GLB.m\_TMR\_Reload      = TMR0_COUNTER_INIT;
146         strTMR0\_Config\_GLB.m\_TMR\_Compare     = TMR0_OUTPUT_COMPARE_INIT;
147         strTMR0\_Config\_GLB.m\_TMR\_Prescaler   = TMR0_CLOCK_SOURCE;
148         strTMR0\_Config\_GLB.m\_TMR\_Mode        = TMR0_MODE_INIT;
149         strTMR0\_Config\_GLB.m\_TMR\_OutputMode = TMR0_COMPARE_OUTPUT_MODE;
150         strTMR0\_Config\_GLB.m\_TMR\_FOC         = LBTY\_RESET;
151         strTMR0\_Config\_GLB.m\_TMR\_OVIE       = TMR0_OVERFLOW_INTERRUPT_INIT_STATE;
152         strTMR0\_Config\_GLB.m\_TMR\_OCIE       =
TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE;
153
154     if(pstrConfig != LBTY\_NULL){
155         *pstrConfig = strTMR0\_Config\_GLB;
156     }
157     TMR0\_vidInit();
158 }

```

Here is the call graph for this function:



[LBTY_tenuErrorStatus](#) TMR1_u8GetCounter ([u16](#) * *pu16Reload*)

```

1170                                     {
1171     LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
1172     if(pu16Reload != LBTY\_NULL){
1173         *pu16Reload = S\_TMR1->m\_TCNT1.u16Reg;
1174     }else{
1175         u8RetErrorState = LBTY\_NULL\_POINTER;
1176     }
1177     return u8RetErrorState;
1178 }

```

[LBTY_tenuErrorStatus](#) TMR1_u8GetInputCapture ([u16](#) * *pu16Reload*)

```

1140                                     {
1141     LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
1142     if(pu16Reload != LBTY\_NULL){
1143         *pu16Reload = S\_TMR1->m\_ICR1.u16Reg;
1144     }else{
1145         u8RetErrorState = LBTY\_NULL\_POINTER;
1146     }
1147     return u8RetErrorState;
1148 }

```

[LBTY_tenuErrorStatus](#) TMR1_u8GetOutputCompare_A ([u16](#) * *pu16Reload*)

```

1150                                     {
1151     LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
1152     if(pu16Reload != LBTY\_NULL){
1153         *pu16Reload = S\_TMR1->m\_OCR1A.u16Reg;
1154     }else{
1155         u8RetErrorState = LBTY\_NULL\_POINTER;
1156     }
1157     return u8RetErrorState;
1158 }

```

[LBTY_tenuErrorStatus](#) TMR1_u8GetOutputCompare_B ([u16](#) * *pu16Reload*)

```

1160                                     {
1161     LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
1162     if(pu16Reload != LBTY\_NULL){
1163         *pu16Reload = S\_TMR1->m\_OCR1B.u16Reg;
1164     }else{
1165         u8RetErrorState = LBTY\_NULL\_POINTER;
1166     }
1167     return u8RetErrorState;
1168 }

```

LBTY_tenuErrorStatus TMR1_u8SetCounter (u16 u16Reload)

```
1130 {
1131     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1132     if(u16Reload <= LBTY_u16MAX) {
1133         S_TMR1->m_TCNT1.u16Reg = strTMR1_Config_GLB.m_TMR_Reload = u16Reload;
1134     }else{
1135         u8RetErrorState = LBTY_WRITE_ERROR;
1136     }
1137     return u8RetErrorState;
1138 }
```

LBTY_tenuErrorStatus TMR1_u8SetInputCapture (u16 u16Reload)

```
1100 {
1101     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1102     if(u16Reload <= LBTY_u16MAX) {
1103         S_TMR1->m_ICR1.u16Reg = strTMR1_Config_GLB.m_TMR_Input = u16Reload;
1104     }else{
1105         u8RetErrorState = LBTY_WRITE_ERROR;
1106     }
1107     return u8RetErrorState;
1108 }
```

LBTY_tenuErrorStatus TMR1_u8SetMode (TMR1_tenuWaveGenerationMode u8Mode)

```
961 {
962     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
963     switch(u8Mode) {
964         case TMRx_u8_Normal_Mode:
965         case TMR1_PWM_PhaseCorrect_Mode_8bit:
966         case TMR1_PWM_PhaseCorrect_Mode_9bit:
967         case TMR1_PWM_PhaseCorrect_Mode_10bit:
968         case TMR1_CTC_Mode_Mode_ICR1:
969         case TMR1_PWM_Fase_Mode_8bit:
970         case TMR1_PWM_Fase_Mode_9bit:
971         case TMR1_PWM_Fase_Mode_10bit:
972         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1:
973         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A:
974         case TMR1_PWM_Phase_Correct_Mode_ICR1:
975         case TMR1_PWM_Phase_Correct_Mode_ICR1A:
976         case TMR1_CTC_Mode_Mode_ICR1A:
977         case TMR1_PWM_Fase_Mode_ICR1:
978         case TMR1_PWM_Fase_Mode_ICR1A:
979             TMR1_vidSetWaveGenerationMode(u8Mode);
980             break;
981         default:
982             u8RetErrorState = LBTY_WRITE_ERROR;
983             break;
984     }
985     return u8RetErrorState;
986 }
```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR1_u8SetOutputCompare_A (u16 u16Reload)

```
1110 {
1111     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1112     if(u16Reload <= LBTY_u16MAX) {
1113         S_TMR1->m_OCR1A.u16Reg = strTMR1_Config_GLB.m_TMR_CompareA = u16Reload;
1114     }else{
1115         u8RetErrorState = LBTY_WRITE_ERROR;
1116     }
1117     return u8RetErrorState;
1118 }
```

LBTY_tenuErrorStatus TMR1_u8SetOutputCompare_B (u16 u16Reload)

```
1120 {
1121     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1122     if(u16Reload <= LBTY_u16MAX) {
1123         S_TMR1->m_OCR1B.u16Reg = strTMR1_Config_GLB.m_TMR_CompareB = u16Reload;
1124     }else{
1125         u8RetErrorState = LBTY_WRITE_ERROR;
1126     }
```

```

1126     }
1127     return u8RetErrorState;
1128 }

```

LBTY_tenuErrorStatus TMR1_u8SetOutputModeA (TMR1_tenuCompareOutputMode u8OutMode)

```

988 {
989     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
990     TMR1_tenuWaveGenerationMode u8Mode =
991         (S_TMR1->m_TCCR1A.sBits.m_WGM10<<TMRx_WGMx0_MASK) |
992         (S_TMR1->m_TCCR1A.sBits.m_WGM11<<TMRx_WGMx1_MASK) |
993         (S_TMR1->m_TCCR1B.sBits.m_WGM12<<TMRx_WGMx2_MASK) |
994         (S_TMR1->m_TCCR1B.sBits.m_WGM13<<TMRx_WGMx3_MASK);
995     switch(u8Mode) {
996         case TMRx_u8_Normal_Mode:
997         case TMR1_CTC_Mode_Mode_ICR1:
998         case TMR1_CTC_Mode_Mode_ICR1A:
999             switch(u8OutMode) {
1000                 case TMR1_COM_Disconnected:
1001                     S_TMR1->m_TCCR1A.sBits.m_COM1A =
1002                     = TMR1_COM_Disconnected; break;
1003                 case TMR1_COM_Toggle_on_Match:
1004                     S_TMR1->m_TCCR1A.sBits.m_COM1A =
1005                     = TMR1_COM_Toggle_on_Match; break;
1006                 case TMR1_COM_Clear_on_Match:
1007                     S_TMR1->m_TCCR1A.sBits.m_COM1A =
1008                     = TMR1_COM_Clear_on_Match; break;
1009                 case TMR1_COM_Set_on_Match:
1010                     S_TMR1->m_TCCR1A.sBits.m_COM1A =
1011                     = TMR1_COM_Set_on_Match; break;
1012                 default:
1013                     u8RetErrorState = LBTY_WRITE_ERROR; break;
1014             }
1015             break;
1016         case TMR1_PWM_PhaseCorrect_Mode_8bit:
1017         case TMR1_PWM_PhaseCorrect_Mode_9bit:
1018         case TMR1_PWM_PhaseCorrect_Mode_10bit:
1019         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1:
1020         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A:
1021         case TMR1_PWM_Phase_Correct_Mode_ICR1:
1022         case TMR1_PWM_Phase_Correct_Mode_ICR1A:
1023             switch(u8OutMode) {
1024                 case
1025                     TMR1_PhasePWM_ToggleA_on_Match_Model5: S_TMR1->m_TCCR1A.sBits.m_COM1A =
1026                     TMR1_PhasePWM_ToggleA_on_Match_Model5; break;
1027                 case TMR1_PhasePWM_Clear_on_Match:
1028                     S_TMR1->m_TCCR1A.sBits.m_COM1A = TMR1_PhasePWM_Clear_on_Match; break;
1029                 case TMR1_PhasePWM_Set_on_Match:
1030                     S_TMR1->m_TCCR1A.sBits.m_COM1A = TMR1_PhasePWM_Set_on_Match; break;
1031                 default:
1032                     u8RetErrorState = LBTY_WRITE_ERROR; break;
1033             }
1034             break;
1035         case TMR1_PWM_Fase_Mode_8bit:
1036         case TMR1_PWM_Fase_Mode_9bit:
1037         case TMR1_PWM_Fase_Mode_10bit:
1038         case TMR1_PWM_Fase_Mode_ICR1:
1039         case TMR1_PWM_Fase_Mode_ICR1A:
1040             switch(u8OutMode) {
1041                 case
1042                     TMR1_FastPWM_ToggleA_on_Match_Model5: S_TMR1->m_TCCR1A.sBits.m_COM1A =
1043                     TMR1_FastPWM_ToggleA_on_Match_Model5; break;
1044                 case TMR1_FastPWM_Clear_on_Match:
1045                     S_TMR1->m_TCCR1A.sBits.m_COM1A = TMR1_FastPWM_Clear_on_Match; break;
1046                 case TMR1_FastPWM_Set_on_Match:
1047                     S_TMR1->m_TCCR1A.sBits.m_COM1A = TMR1_FastPWM_Set_on_Match; break;
1048                 default:
1049                     u8RetErrorState = LBTY_WRITE_ERROR; break;
1050             }
1051             break;
1052         default:
1053             u8RetErrorState = LBTY_WRITE_ERROR; break;
1054     }
1055     if(u8RetErrorState == LBTY_OK) {
1056         if(u8OutMode != TMR1_COM_Disconnected)
1057             GPIO_u8SetPinDirection(TMR_OC1A_PORT, TMR_OC1A_PIN, PIN_OUTPUT);
1058         strTMR1_Config_GLB.m_TMR_OutputModeA = u8OutMode;
1059     }
1060     return u8RetErrorState;

```

```
1042 }
```

LBTY_tenuErrorStatus TMR1_u8SetOutputModeB (TMR1_tenuCompareOutputMode u8OutMode)

```
1044 {
1045     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1046     TMR1_tenuWaveGenerationMode u8Mode =
1047         (S_TMR1->m_TCCR1A.sBits.m_WGM10<<TMRx_WGMx0_MASK) |
1048         (S_TMR1->m_TCCR1A.sBits.m_WGM11<<TMRx_WGMx1_MASK) |
1049         (S_TMR1->m_TCCR1B.sBits.m_WGM12<<TMRx_WGMx2_MASK) |
1050         (S_TMR1->m_TCCR1B.sBits.m_WGM13<<TMRx_WGMx3_MASK);
1051     switch(u8Mode) {
1052         case TMRx_u8_Normal_Mode:
1053         case TMR1_CTC_Mode_Mode_ICR1:
1054         case TMR1_CTC_Mode_Mode_ICR1A:
1055             switch(u8OutMode) {
1056                 case TMR1_COM_Disconnected: S_TMR1->m_TCCR1A.sBits.m_COM1B =
1057                     TMR1_COM_Disconnected; break;
1058                 case TMR1_COM_Toggle_on_Match: S_TMR1->m_TCCR1A.sBits.m_COM1B =
1059                     TMR1_COM_Toggle_on_Match; break;
1060                 case TMR1_COM_Clear_on_Match: S_TMR1->m_TCCR1A.sBits.m_COM1B =
1061                     TMR1_COM_Clear_on_Match; break;
1062                 case TMR1_COM_Set_on_Match: S_TMR1->m_TCCR1A.sBits.m_COM1B =
1063                     TMR1_COM_Set_on_Match; break;
1064                 default: u8RetErrorState = LBTY_WRITE_ERROR; break;
1065             }
1066             break;
1067         case TMR1_PWM_PhaseCorrect_Mode_8bit:
1068         case TMR1_PWM_PhaseCorrect_Mode_9bit:
1069         case TMR1_PWM_PhaseCorrect_Mode_10bit:
1070         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1:
1071         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A:
1072         case TMR1_PWM_Phase_Correct_Mode_ICR1:
1073         case TMR1_PWM_Phase_Correct_Mode_ICR1A:
1074             switch(u8OutMode) {
1075                 case
1076                     TMR1_PhasePWM_ToggleA_on_Match_Model15: S_TMR1->m_TCCR1A.sBits.m_COM1B =
1077                     TMR1_PhasePWM_ToggleA_on_Match_Model15; break;
1078                 case TMR1_PhasePWM_Clear_on_Match:
1079                     S_TMR1->m_TCCR1A.sBits.m_COM1B = TMR1_PhasePWM_Clear_on_Match; break;
1080                 case TMR1_PhasePWM_Set_on_Match:
1081                     S_TMR1->m_TCCR1A.sBits.m_COM1B = TMR1_PhasePWM_Set_on_Match; break;
1082                 default: u8RetErrorState = LBTY_WRITE_ERROR; break;
1083             }
1084             break;
1085         case TMR1_PWM_Fase_Mode_8bit:
1086         case TMR1_PWM_Fase_Mode_9bit:
1087         case TMR1_PWM_Fase_Mode_10bit:
1088         case TMR1_PWM_Fase_Mode_ICR1:
1089         case TMR1_PWM_Fase_Mode_ICR1A:
1090             switch(u8OutMode) {
1091                 case
1092                     TMR1_FastPWM_ToggleA_on_Match_Model15: S_TMR1->m_TCCR1A.sBits.m_COM1B =
1093                     TMR1_FastPWM_ToggleA_on_Match_Model15; break;
1094                 case TMR1_FastPWM_Clear_on_Match:
1095                     S_TMR1->m_TCCR1A.sBits.m_COM1B = TMR1_FastPWM_Clear_on_Match; break;
1096                 case TMR1_FastPWM_Set_on_Match:
1097                     S_TMR1->m_TCCR1A.sBits.m_COM1B = TMR1_FastPWM_Set_on_Match; break;
1098                 default: u8RetErrorState = LBTY_WRITE_ERROR; break;
1099             }
1100             break;
1101         default:
1102             u8RetErrorState = LBTY_WRITE_ERROR;
1103             break;
1104     }
1105     if(u8RetErrorState == LBTY_OK) {
1106         if(u8OutMode != TMR1_COM_Disconnected)
1107             GPIO_u8SetPinDirection(TMR_OC1B_PORT, TMR_OC1B_PIN, PIN_OUTPUT);
1108         strTMR1_Config_GLB.m_TMR_OutputModeB = u8OutMode;
1109     }
1110     return u8RetErrorState;
1111 }
```

void TMR1_vidClrCompareMatch_A_Flag (void)

```
1348 {S_TIFR->sBits.m_OCF1A = LBTY_RESET;}
```

void TMR1_vidClrCompareMatch_B_Flag (void)

```
1354 {S_TIFR->sBits.m_OCF1B = LBTY_RESET;}
```

void TMR1_vidClrInputCapture_Flag (void)

```
1342 {S_TIFR->sBits.m_ICF1 = LBTY_RESET;}
```

void TMR1_vidClrOverFlow_Flag (void)

```
1360 {S_TIFR->sBits.m_TOV1 = LBTY_RESET;}
```

void TMR1_vidCompareMatch_A_Disable (void)

```
1345 {S_TIMSK->sBits.m_OCIE1A = LBTY_RESET;}
```

void TMR1_vidCompareMatch_A_Enable (void)

```
1344 {S_TIMSK->sBits.m_OCIE1A = LBTY_SET;}
```

void TMR1_vidCompareMatch_B_Disable (void)

```
1351 {S_TIMSK->sBits.m_OCIE1B = LBTY_RESET;}
```

void TMR1_vidCompareMatch_B_Enable (void)

```
1350 {S_TIMSK->sBits.m_OCIE1B = LBTY_SET;}
```

void TMR1_vidDisable (void)

```
925 {
926     S_TMR1->m_TCCR1B.sBits.m_CS1 = TMR1_NoClockSource_Disable;
927 }
```

void TMR1_vidEnable (void)

```
916 {
917     S_TMR1->m_TCCR1B.sBits.m_CS1 = strTMR1_Config_GLB.m_TMR_Prescaler;
918     if(strTMR1_Config_GLB.m_TMR_Prescaler == TMR1_ExternalClock_FallingEdge ||
919        strTMR1_Config_GLB.m_TMR_Prescaler == TMR1_ExternalClock_RisinfEdge){
920         GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
921         GPIO_u8SetPinDirection(TMR_EXT1_PORT, TMR_EXT1_PIN, PIN_INPUT);
922     }
923 }
```

void TMR1_vidGetOverflowNum (u16* pu16Num)

```
1328 {
1329     *pu16Num = TMR1_u8OverflowNum_GLB;
1330 }
```

void TMR1_vidGetTicks (u32* pu32Tick)

```
1332 {
1333     *pu32Tick = (u32)TMR1_u16MAX * TMR1_u8OverflowNum_GLB +
1334     S_TMR1->m_TCNT1.u16Reg;
1334 }
```

void TMR1_vidInit (void)


```
848 {
849
850     //S_SFIO->sBits.m_PSR10 = LBTY_SET;
851
852     // TMR1_u8SetMode(TMR1_MODE_INIT);
853     S_TMR1->m_TCCR1A.sBits.m_WGM10 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx0_MASK);
854     S_TMR1->m_TCCR1A.sBits.m_WGM11 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx1_MASK);
855     S_TMR1->m_TCCR1B.sBits.m_WGM12 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx2_MASK);
856     S_TMR1->m_TCCR1B.sBits.m_WGM13 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx3_MASK);
857 }
```

```

858 // TMR1_u8SetOutputModeA(TMR1_COMPARE_OUTPUT_A_MODE);
859 // TMR1_u8SetOutputModeB(TMR1_COMPARE_OUTPUT_B_MODE);
860 S TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1_Config_GLB.m_TMR_FOCA;
861 S TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1_Config_GLB.m_TMR_FOCB;
862 S TMR1->m_TCCR1A.sBits.m_COM1A = strTMR1_Config_GLB.m_TMR_OutputModeA;
863 S TMR1->m_TCCR1A.sBits.m_COM1B = strTMR1_Config_GLB.m_TMR_OutputModeB;
864
865 if(strTMR1_Config_GLB.m_TMR_OutputModeA != TMR1_COM_Disconnected)
866     GPIO_u8SetPinDirection(TMR_OC1A_PORT, TMR_OC1A_PIN, PIN_OUTPUT);
867 if(strTMR1_Config_GLB.m_TMR_OutputModeB != TMR1_COM_Disconnected)
868     GPIO_u8SetPinDirection(TMR_OC1B_PORT, TMR_OC1B_PIN, PIN_OUTPUT);
869
870 //TMR1_vidEnable();
871 S TMR1->m_TCCR1B.sBits.m_CS1 = strTMR1_Config_GLB.m_TMR_Prescaler;
872 if(strTMR1_Config_GLB.m_TMR_Prescaler == TMR1_ExternalClock_FallingEdge ||
873    strTMR1_Config_GLB.m_TMR_Prescaler == TMR1_ExternalClock_RisinfEdge){
874     GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
875     GPIO_u8SetPinDirection(TMR_EXT1_PORT, TMR_EXT1_PIN, PIN_INPUT);
876 }
877 //TMR1_vidInitInputCapture();
878 S TMR1->m_TCCR1B.sBits.m_ICNC1 = strTMR1_Config_GLB.m_TMR_InputNoise;
879 S TMR1->m_TCCR1B.sBits.m_ICES1 = strTMR1_Config_GLB.m_TMR_InputEdge;
880 if(strTMR1_Config_GLB.m_TMR_InputEdge != TMR1_Capture_Off){
881     GPIO_u8SetPinDirection(TMR_ICP1_PORT, TMR_ICP1_PIN, PIN_INPUT);
882 }
883
884 #if defined(TMR1)
885 //TMR1_u8SetInputCapture(TMR1_INPUT_CAPTURE_INIT);
886 S TMR1->m_ICR1.ul6Reg = strTMR1_Config_GLB.m_TMR_Input;
887 //TMR1_u8SetOutputCompare_A(TMR1_OUTPUT_COMPARE_A_INIT);
888 S TMR1->m_OCR1A.ul6Reg = strTMR1_Config_GLB.m_TMR_CompareA;
889 //TMR1_u8SetOutputCompare_B(TMR1_OUTPUT_COMPARE_B_INIT);
890 S TMR1->m_OCR1B.ul6Reg = strTMR1_Config_GLB.m_TMR_CompareB;
891 //TMR1_u8SetCounter(TMR1_COUNTER_INIT);
892 S TMR1->m_TCNT1.ul6Reg = strTMR1_Config_GLB.m_TMR_Reload;
893 #elif defined(PWM1)
894 PWM_vidDisable_OC1x();
895 PWM_u8SetFreq_OC1x(strTMR1_Config_GLB.m_TMR_Freq);
896
897 if(strTMR1_Config_GLB.m_TMR_OutputModeA != TMR1_COM_Disconnected)
898     PWM_u8SetDuty_OC1A(strTMR1_Config_GLB.m_TMR_Duty_A);
899 if(strTMR1_Config_GLB.m_TMR_OutputModeB != TMR1_COM_Disconnected)
900     PWM_u8SetDuty_OC1B(strTMR1_Config_GLB.m_TMR_Duty_B);
901
902 TMR1_Reload_Delay = TMRx_RELOAD_DELAY[strTMR1_Config_GLB.m_TMR_Prescaler];
903 #endif
904
905 S TIMSK->sBits.m_TICIE1 = strTMR1_Config_GLB.m_TMR_TICIE;
906 S TIMSK->sBits.m_OCIE1A = strTMR1_Config_GLB.m_TMR_OCIEA;
907 S TIMSK->sBits.m_OCIE1B = strTMR1_Config_GLB.m_TMR_OCIEB;
908 S TIMSK->sBits.m_TOIE1 = strTMR1_Config_GLB.m_TMR_TOIE;
909
910 S TIFR->sBits.m_ICF1 = LBTY_RESET;
911 S TIFR->sBits.m_OCF1A = LBTY_RESET;
912 S TIFR->sBits.m_OCF1B = LBTY_RESET;
913 S TIFR->sBits.m_TOV1 = LBTY_RESET;
914 }

```

Here is the caller graph for this function:



void TMR1_vidInitInputCapture (void)

```

929 {
930     S TMR1->m_TCCR1B.sBits.m_ICNC1 = strTMR1_Config_GLB.m_TMR_InputNoise;
931     S TMR1->m_TCCR1B.sBits.m_ICES1 = strTMR1_Config_GLB.m_TMR_InputEdge;
932     if(strTMR1_Config_GLB.m_TMR_InputEdge != TMR1_Capture_Off){
933         GPIO_u8SetPinDirection(TMR_ICP1_PORT, TMR_ICP1_PIN, PIN_INPUT);
934     }
935 }

```

void TMR1_vidInputCapture_Disable (void)

```
1339 {S_TIMSK->sBits.m_TICIE1 = LBTY_RESET;}
```

void TMR1_vidInputCapture_Enable (void)

```
1338 {S_TIMSK->sBits.m_TICIE1 = LBTY_SET;}
```

void TMR1_vidOverFlow_Disable (void)

```
1357 {S_TIMSK->sBits.m_TOIE1 = LBTY_RESET;}
```

void TMR1_vidOverFlow_Enable (void)

```
1356 {S_TIMSK->sBits.m_TOIE1 = LBTY_SET;}
```

void TMR1_vidResetForceOutputCompareA (void)

```
941 {
942     S_TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1_Config_GLB.m_TMR_FOCA =
LBTY_RESET;
943 }
```

void TMR1_vidResetForceOutputCompareB (void)

```
949 {
950     S_TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1_Config_GLB.m_TMR_FOCB =
LBTY_RESET;
951 }
```

void TMR1_vidSetCallBack_CaptureEvent (void*)(void) pCallBack

```
1362 {
1363     if(*pCallBack == LBTY_NULL) return;
1364     pFuncCallBack TMR1_CaptureEven = pCallBack;
1365 }
```

void TMR1_vidSetCallBack_CompareMatch_A (void*)(void) pCallBack

```
1366 {
1367     if(*pCallBack == LBTY_NULL) return;
1368     pFuncCallBack TMR1_CompareMatch_A = pCallBack;
1369 }
```

void TMR1_vidSetCallBack_CompareMatch_B (void*)(void) pCallBack

```
1370 {
1371     if(*pCallBack == LBTY_NULL) return;
1372     pFuncCallBack TMR1_CompareMatch_B = pCallBack;
1373 }
```

void TMR1_vidSetCallBack_OverFlow (void*)(void) pCallBack

```
1374 {
1375     if(*pCallBack == LBTY_NULL) return;
1376     pFuncCallBack TMR1_OverFlow = pCallBack;
1377 }
```

void TMR1_vidSetCompareMatch_A_Flag (void)

```
1347 {S_TIFR->sBits.m_OCF1A = LBTY_SET;}
```

void TMR1_vidSetCompareMatch_B_Flag (void)

```
1353 {S_TIFR->sBits.m_OCF1B = LBTY_SET;}
```

void TMR1_vidSetConfig (TMR1_tstrConfig const *const pstrConfig)

```
812 {
813     if(pstrConfig != LBTY_NULL){
814         strTMR1_Config_GLB = *pstrConfig;
815     }
816     TMR1_vidInit();
817 }
```

Here is the call graph for this function:



void TMR1_vidSetForceOutputCompareA (void)

```
937 {
938     S TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1 Config GLB.m TMR FOCA = LBTY SET;
939 }
```

void TMR1_vidSetForceOutputCompareB (void)

```
945 {
946     S TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1 Config GLB.m TMR FOCB = LBTY SET;
947 }
```

void TMR1_vidSetInputCapture_Flag (void)

```
1341 {S TIFR->sBits.m_ICF1 = LBTY SET;}
```

void TMR1_vidSetOverFlow_Flag (void)

```
1359 {S TIFR->sBits.m_TOV1 = LBTY SET;}
```


void TMR1_vidSetOverflowNum (u16 u16Num)

```
1325 {
1326     TMR1 u8OverflowNum GLB = u16Num;
1327 }
```

void TMR1_vidSRestConfig (TMR1 tstrConfig *const pstrConfig)

```
819 {
820     #if defined(PWM1)
821         strTMR1 Config GLB.m TMR_Freq = PWM1_FREQ_INIT;
822         strTMR1 Config GLB.m TMR Duty A = PWM1A DUTY_INIT;
823         strTMR1 Config GLB.m TMR Duty_B = PWM1B_DUTY_INIT;
824     #endif
825     strTMR1 Config GLB.m TMR Reload = TMR1_COUNTER_INIT;
826     strTMR1 Config GLB.m TMR Input = TMR1_INPUT_CAPTURE_INIT;
827     strTMR1 Config GLB.m TMR CompareA = TMR1_OUTPUT_COMPARE_A_INIT;
828     strTMR1 Config GLB.m TMR CompareB = TMR1_OUTPUT_COMPARE_B_INIT;
829     strTMR1 Config GLB.m TMR Prescaler = TMR1_CLOCK_SOURCE;
830     strTMR1 Config GLB.m TMR Mode = TMR1_MODE_INIT;
831     strTMR1 Config GLB.m TMR OutputModeA = TMR1_COMPARE_OUTPUT_A_MODE;
832     strTMR1 Config GLB.m TMR OutputModeB = TMR1_COMPARE_OUTPUT_B_MODE;
833     strTMR1 Config GLB.m TMR FOCA = LBTY RESET;
834     strTMR1 Config GLB.m TMR FOCB = LBTY RESET;
835     strTMR1 Config GLB.m TMR TICIE = TMR1_INPUT_CAPTURE_INTERRUPT_STATE;
836     strTMR1 Config GLB.m TMR OCIEA =
TMR1_COMPARE_A_MATCH_INTERRUPT_STATE;
837     strTMR1 Config GLB.m TMR OCIEB =
TMR1_COMPARE_B_MATCH_INTERRUPT_STATE;
838     strTMR1 Config GLB.m TMR TOIE = TMR1_OVERFLOW_INTERRUPT_STATE;
839     strTMR1 Config GLB.m TMR InputNoise = TMR1_INPUT_CAPTURE_NOISE_CANCELER;
840     strTMR1 Config GLB.m TMR InputEdge = TMR1_INPUT_CAPTURE_EDGE_SELECT;
841
842     if(pstrConfig != LBTY NULL){
843         *pstrConfig = strTMR1 Config GLB;
844     }
845     TMR1_vidInit();
846 }
```

Here is the call graph for this function:



LBTY tenuErrorStatus TMR2_u8Async (TMR2 tenuInputCaptureEdgeSelect u8Async)

```
554 {
555     LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
556
557     switch(u8Async){
558         case TMR2 IO Clock:
559         case TMR2 TOSC Clock:
560             S TIMSK->sBits.m_OCIE2 = LBTY RESET;
561             S TIMSK->sBits.m_TOIE2 = LBTY RESET;
562             S TMR2->m_ASSR.sBits.m_AS2 = strTMR2 Config GLB.m TMR AsyClock =
u8Async;
563             if(u8Async == TMR2 TOSC Clock){
```



```

564         GPIO_u8SetPinDirection(TMR_OSC1_PORT, TMR_OSC1_PIN, PIN_INPUT);
565         GPIO_u8SetPinDirection(TMR_OSC2_PORT, TMR_OSC2_PIN, PIN_INPUT);
566     }
567     break;
568     default:
569         u8RetErrorState = LBTY_WRITE_ERROR;
570         break;
571 }
572
573 return u8RetErrorState;
574 }

```

LBTY_tenuErrorStatus TMR2_u8GetCounter (u8 * pu8Reload)

```

680 {
681     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
682     if(pu8Reload != LBTY_NULL){
683         *pu8Reload = S_TMR2->m_TCNT2;
684     }else{
685         u8RetErrorState = LBTY_NULL_POINTER;
686     }
687     return u8RetErrorState;
688 }

```

LBTY_tenuErrorStatus TMR2_u8GetOutputCompare (u8 * pu8Reload)

```

670 {
671     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
672     if(pu8Reload != LBTY_NULL){
673         *pu8Reload = S_TMR2->m_OCR2;
674     }else{
675         u8RetErrorState = LBTY_NULL_POINTER;
676     }
677     return u8RetErrorState;
678 }

```

LBTY_tenuErrorStatus TMR2_u8SetCounter (u8 u8Reload)

```

659 {
660     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
661     if(u8Reload <= LBTY_u8MAX){
662         TMR2_vidTimerUpdateBusy();
663         S_TMR2->m_TCNT2 = strTMR2_Config_GLB.m_TMR_Reload = u8Reload;
664     }else{
665         u8RetErrorState = LBTY_WRITE_ERROR;
666     }
667     return u8RetErrorState;
668 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8SetMode (TMRx u8 tenuWaveGenerationMode u8Mode)

```

576 {
577     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
578     TMR2_vidControlUpdateBusy();
579     switch(u8Mode){
580         case TMRx_u8_Normal_Mode:
581             S_TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx_u8_Normal_Mode,
582             TMRx_WGMx0_MASK);
583             S_TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx_u8_Normal_Mode,
584             TMRx_WGMx1_MASK);
585             break;
586         case TMRx_u8_PWM_PhaseCorrect_Mode:
587             S_TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx_u8_PWM_PhaseCorrect_Mode, TMRx_WGMx0_MASK);
588             S_TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx_u8_PWM_PhaseCorrect_Mode, TMRx_WGMx1_MASK);
589             break;
590         case TMRx_u8_CTC_Mode_Mode:
591             S_TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx_u8_CTC_Mode_Mode,
592             TMRx_WGMx0_MASK);

```

```

590         S_TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx_u8 CTC Mode Mode,
TMRx_WGMx1_MASK);
591         break;
592     case TMRx_u8 PWM Fase Mode:
593         S_TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx_u8 PWM Fase Mode,
TMRx_WGMx0_MASK);
594         S_TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx_u8 PWM Fase Mode,
TMRx_WGMx1_MASK);
595         break;
596     default:
597         u8RetErrorState = LBTY_WRITE_ERROR;
598         break;
599     }
600     if(u8RetErrorState == LBTY_OK){
601         strTMR2_Config_GLB.m_TMR_Mode = u8Mode;
602     }
603     return u8RetErrorState;
604 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8SetOutputCompare (u8 u8Reload)

```

648 {
649     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
650     if(u8Reload <= LBTY_u8MAX){
651         TMR2_vidCompareUpdateBusy();
652         S_TMR2->m_OCR2 = strTMR2_Config_GLB.m_TMR_Compare = u8Reload;
653     }else{
654         u8RetErrorState = LBTY_WRITE_ERROR;
655     }
656     return u8RetErrorState;
657 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8SetOutputMode (TMRx_u8 tenuCompareOutputMode u8OutMode)

```

606 {
607     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
608     TMRx_u8 tenuWaveGenerationMode u8Mode =
609         (S_TMR2->m_TCCR2.sBits.m_WGMx0 << TMRx_WGMx0_MASK) |
610         (S_TMR2->m_TCCR2.sBits.m_WGMx1 << TMRx_WGMx1_MASK);
611     TMR2_vidControlUpdateBusy();
612     switch(u8Mode){
613     case TMRx_u8 Normal Mode:
614     case TMRx_u8 CTC Mode Mode:
615         switch(u8OutMode){
616         case TMRx_u8 COM Disconnected:
617             S_TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Disconnected; break;
618         case TMRx_u8 COM Toggle on Match:
619             S_TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Toggle on Match; break;
620         case TMRx_u8 COM Clear on Match:
621             S_TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Clear on Match; break;
622         case TMRx_u8 COM Set on Match:
623             S_TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Set on Match; break;
624         default:
625             u8RetErrorState = LBTY_WRITE_ERROR; break;
626         }
627         break;
628     case TMRx_u8 PWM PhaseCorrect Mode:
629         switch(u8OutMode){
630         case
631             TMRx_u8 PhasePWM Clear on Match: S_TMR2->m_TCCR2.sBits.m_COMx =
TMRx_u8 PhasePWM Clear on Match; break;
632         case TMRx_u8 PhasePWM Set on Match:
633             S_TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 PhasePWM Set on Match; break;
634         default:
635             u8RetErrorState = LBTY_WRITE_ERROR; break;
636         }
637         break;
638     case TMRx_u8 PWM Fase Mode:

```

```

630         switch(u8OutMode) {
631             case
TMRx\_u8\_FastPWM\_Clear\_on\_Match:S\_TMR2->m\_TCCR2.sBits.m\_COMx =
TMRx\_u8\_FastPWM\_Clear\_on\_Match; break;
632             case TMRx\_u8\_FastPWM\_Set\_on\_Match:
S\_TMR2->m\_TCCR2.sBits.m\_COMx = TMRx\_u8\_FastPWM\_Set\_on\_Match; break;
633             default: u8RetErrorState = LBTY\_WRITE\_ERROR; break;
634         }
635         break;
636     default:
637         u8RetErrorState = LBTY\_WRITE\_ERROR;
638         break;
639     }
640     if(u8RetErrorState == LBTY\_OK) {
641         if(u8OutMode != TMRx\_u8\_COM\_Disconnected)
642             GPIO_u8SetPinDirection(TMR\_OC2\_PORT, TMR\_OC2\_PIN, PIN_OUTPUT);
643         strTMR2\_Config\_GLB.m\_TMR\_OutputMode = u8OutMode;
644     }
645     return u8RetErrorState;
646 }

```

Here is the call graph for this function:



void TMR2_vidClrCompareMatch_Flag (void)

```

769 {S\_TIFR->sBits.m\_OCF2 = LBTY\_RESET; }

```

void TMR2_vidClrOverflow_Flag (void)

```

775 {S\_TIFR->sBits.m\_TOV2 = LBTY\_RESET; }

```

void TMR2_vidCompareMatch_Disable (void)

```

766 {S\_TIMSK->sBits.m\_OCIE2 = LBTY\_RESET; }

```

void TMR2_vidCompareMatch_Enable (void)

```

765 {S\_TIMSK->sBits.m\_OCIE2 = LBTY\_SET; }

```

void TMR2_vidDisable (void)

```

541     {
542         TMR2\_vidControlUpdateBusy();
543         S\_TMR2->m\_TCCR2.sBits.m\_CSx = TMR2\_NoClockSource\_Disable;
544     }

```

Here is the call graph for this function:



void TMR2_vidEnable (void)

```

536     {
537         TMR2\_vidControlUpdateBusy();
538         S\_TMR2->m\_TCCR2.sBits.m\_CSx = strTMR2\_Config\_GLB.m\_TMR\_Prescalar;
539     }

```

Here is the call graph for this function:



void TMR2_vidGetCompareNum ([u16](#) * pu16Num)

```

748     {
749         *pu16Num = TMR2\_u8CompareNum\_GLB;
750     }

```

void TMR2_vidGetOverflowNum ([u16](#) * pu16Num)

```

755     {
756         *pu16Num = TMR2\_u8OverflewNum\_GLB;
757     }

```

void TMR2_vidGetTicks ([u32](#) * *pu32Tick*)

```

759      {
760      *pu32Tick = (u32)TMR u8MAX * TMR2 u8OverflowNum GLB + S TMR2->m_TCNT2;
761      }

```


void TMR2_vidInit (void)

```


487      {
488      //S_SFIOIR->sBits.m_PSR2 = LBTY_SET;
489
490      // TMR2_vidAsync(TMR2 ASYNCHRONOUS_CLOCK);
491      S TIMSK->sBits.m_OCIE2 = LBTY RESET;
492      S TIMSK->sBits.m_TOIE2 = LBTY RESET;
493      S TMR2->m_ASSR.sBits.m_AS2 = strTMR2 Config GLB.m TMR AsyncClock;
494
495      if(strTMR2 Config GLB.m TMR AsyncClock == TMR2 TOSC Clock){
496          GPIO_u8SetPinDirection(TMR OSC1 PORT, TMR OSC1 PIN, PIN_INPUT);
497          GPIO_u8SetPinDirection(TMR OSC2 PORT, TMR OSC2 PIN, PIN_INPUT);
498      }
499
500      //TMR2_vidEnable();
501      TMR2_vidControlUpdateBusy();
502      S TMR2->m_TCCR2.sBits.m_CSx = strTMR2 Config GLB.m TMR Prescaler;
503      //TMR2_u8SetMode(TMR2_MODE_INIT);
504      TMR2_vidControlUpdateBusy();
505      S TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(strTMR2 Config GLB.m TMR Mode,
TMRx WGMx0 MASK);
506      S TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(strTMR2 Config GLB.m TMR Mode,
TMRx WGMx1 MASK);
507      //TMR2_u8SetOutputMode(TMR2_COMPARE_OUTPUT_MODE);
508      TMR2_vidControlUpdateBusy();
509      S TMR2->m_TCCR2.sBits.m_COMx = strTMR2 Config GLB.m TMR OutputMode;
510      if(S TMR2->m_TCCR2.sBits.m_COMx != TMRx u8 COM Disconnected)
511          GPIO_u8SetPinDirection(TMR OC2 PORT, TMR OC2 PIN, PIN_OUTPUT);
512      //TMR2_vidSetForceOutputCompare();
513      S TMR2->m_TCCR2.sBits.m_FOCx = strTMR2 Config GLB.m TMR_FOC;
514
515      #if defined(TMR2)
516      //TMR2_u8SetOutputCompare(TMR2_OUTPUT_COMPARE_INIT);
517      TMR2_vidCompareUpdateBusy();
518      S TMR2->m_OCR2 = strTMR2 Config GLB.m TMR Compare;
519      //TMR2_u8SetCounter(TMR2_COUNTER_INIT);
520      TMR2_vidTimerUpdateBusy();
521      S TMR2->m_TCNT2 = strTMR2 Config GLB.m TMR Reload;
522      #elif defined(PWM2)
523      PWM_vidDisable_OC2();
524      PWM_u8SetFreq_OC2(strTMR2 Config GLB.m TMR_Freq);
525      PWM_u8SetDuty_OC2(strTMR2 Config GLB.m TMR_Duty);
526      TMR2_Reload_Delay = TMRx RELOAD_DELAY[strTMR2 Config GLB.m TMR Prescaler];
527      #endif
528
529      S TIMSK->sBits.m_OCIE2 = strTMR2 Config GLB.m TMR_OCIE;
530      S TIMSK->sBits.m_TOIE2 = strTMR2 Config GLB.m TMR_OVIE;
531
532      S TIFR->sBits.m_OCF2 = LBTY RESET;
533      S TIFR->sBits.m_TOV2 = LBTY RESET;
534      }

```

Here is the call graph for this function:



Here is the caller graph for this function:



void TMR2_vidOverFlow_Disable (void)

```
772 {S_TIMSK->sBits.m_TOIE2 = LBTY_RESET;}
```

void TMR2_vidOverFlow_Enable (void)

```
771 {S_TIMSK->sBits.m_TOIE2 = LBTY_SET;}
```

void TMR2_vidResetForceOutputCompare (void)

```
550 {
551     S_TMR2->m_TCCR2.sBits.m_FOCx = strTMR2_Config_GLB.m_TMR_FOC = LBTY_RESET;
552 }
```

void TMR2_vidSetCallBack_CompareMatch (void*)(void) pCallBack

```
777 {
778     pFuncCallBack_TMR2_CompareMatch = pCallBack;
779 }
```

void TMR2_vidSetCallBack_OverFlow (void*)(void) pCallBack

```
780 {
781     pFuncCallBack_TMR2_OverFlow = pCallBack;
782 }
```

void TMR2_vidSetCompareMatch_Flag (void)

```
768 {S_TIFR->sBits.m_OCF2 = LBTY_SET;}
```


void TMR2_vidSetCompareNum (u16 u16Num)

```
745 {
746     TMR2_u8CompareNum_GLB = u16Num;
747 }
```

void TMR2_vidSetConfig (TMR2_tstrConfig const *const pstrConfig)

```
459 {
460     if(pstrConfig != LBTY_NULL){
461         strTMR2_Config_GLB = *pstrConfig;
462     }
463     TMR2_vidInit();
464 }
```

Here is the call graph for this function:



void TMR2_vidSetForceOutputCompare (void)

```
546 {
547     S_TMR2->m_TCCR2.sBits.m_FOCx = strTMR2_Config_GLB.m_TMR_FOC = LBTY_SET;
548 }
```

void TMR2_vidSetOverFlow_Flag (void)

```
774 {S_TIFR->sBits.m_TOV2 = LBTY_SET;}
```

void TMR2_vidSetOverflowNum (u16 u16Num)

```

752     {
753         TMR2_u8OverflowNum_GLB = u16Num;
754     }

```


void TMR2_vidSRestConfig (TMR2_tstrConfig *const pstrConfig)

```

466     {
467     #if defined(PWM2)
468         strTMR2_Config_GLB.m_TMR_Freq      = PWM2_FREQ_INIT;
469         strTMR2_Config_GLB.m_TMR_Duty      = PWM2_DUTY_INIT;
470     #endif
471         strTMR2_Config_GLB.m_TMR_Reload    = TMR2_COUNTER_INIT;
472         strTMR2_Config_GLB.m_TMR_Compare    = TMR2_OUTPUT_COMPARE_INIT;
473         strTMR2_Config_GLB.m_TMR_Prescaler  = TMR2_CLOCK_SOURCE;
474         strTMR2_Config_GLB.m_TMR_Mode      = TMR2_MODE_INIT;
475         strTMR2_Config_GLB.m_TMR_OutputMode = TMR2_COMPARE_OUTPUT_MODE;
476         strTMR2_Config_GLB.m_TMR_FOC       = LBTY_RESET;
477         strTMR2_Config_GLB.m_TMR_OVIE      = TMR2_OVERFLOW_INTERRUPT_INIT_STATE;
478         strTMR2_Config_GLB.m_TMR_OCIE      =
TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE;
479         strTMR2_Config_GLB.m_TMR_AsyClock  = TMR2_ASYNCHRONOUS_CLOCK;
480
481         if(pstrConfig != LBTY_NULL){
482             *pstrConfig = strTMR2_Config_GLB;
483         }
484         TMR2_vidInit();
485     }

```

Here is the call graph for this function:



TMR_int.h

```
Go to the documentation of this file.1 /*
*****
2 /* ***** FILE DEFINITION SECTION ***** */
3 /* ***** */
4 /* File Name : TMR_int.h */
5 /* Author : MAAM */
6 /* Version : v01.2 */
7 /* date : Apr 5, 2023 */
8 /* ***** */
9 /* ***** HEADER FILES INCLUDES ***** */
10 /* ***** */
11
12 #ifndef TMR_INT_H_
13 #define TMR_INT_H_
14
15 #if !defined(TMR0) && !defined(PWM0)
16 #define TMR0
17 #endif
18 #if !defined(TMR2) && !defined(PWM2)
19 #define TMR2
20 #endif
21 #if !defined(TMR1) && !defined(PWM1)
22 #define TMR1
23 #endif
24
25 /* ***** */
26 /* ***** TYPE_DEF/STRUCT/ENUM SECTION ***** */
27 /* ***** */
28
29 typedef enum{
30     TMR0_NoClockSource_Disable = (u8)0u,
31     TMR0_Fosc_Prescaler_1,
32     TMR0_Fosc_Prescaler_8,
33     TMR0_Fosc_Prescaler_64,
34     TMR0_Fosc_Prescaler_256,
35     TMR0_Fosc_Prescaler_1024,
36     TMR0_ExternalClock_FallingEdge,
37     TMR0_ExternalClock_RisinfEdge
38 }TMR0_tenuClockSource;
39
40 typedef enum{
41     TMR1_NoClockSource_Disable = (u8)0u,
42     TMR1_Fosc_Prescaler_1,
43     TMR1_Fosc_Prescaler_8,
44     TMR1_Fosc_Prescaler_64,
45     TMR1_Fosc_Prescaler_256,
46     TMR1_Fosc_Prescaler_1024,
47     TMR1_ExternalClock_FallingEdge,
48     TMR1_ExternalClock_RisinfEdge
49 }TMR1_tenuClockSource;
50
51 typedef enum{
52     TMR2_NoClockSource_Disable = (u8)0u,
53     TMR2_Fosc_Prescaler_1,
54     TMR2_Fosc_Prescaler_8,
55     TMR2_Fosc_Prescaler_32,
56     TMR2_Fosc_Prescaler_64,
57     TMR2_Fosc_Prescaler_128,
58     TMR2_Fosc_Prescaler_256,
59     TMR2_Fosc_Prescaler_1024
60 }TMR2_tenuClockSource;
61
62 typedef enum{
63     TMRx_u8_Normal_Mode = (u8)0u,
64     TMRx_u8_PWM_PhaseCorrect_Mode,
65     TMRx_u8 CTC Mode Mode, //Clear Timer on Compare Match
66     TMRx_u8_PWM Fase Mode
67 }TMRx_u8_tenuWaveGenerationMode;
68
69 typedef enum{
70     TMR1_Normal_Mode = (u8)0u,
71     TMR1_PWM_PhaseCorrect_Mode_8bit,
72     TMR1_PWM_PhaseCorrect_Mode_9bit,
```

```

73     TMR1_PWM_PhaseCorrect_Mode_10bit,
74     TMR1_CTC_Mode_Mode_ICR1,           //Clear Timer on Compare Match
75     TMR1_PWM_Fase_Mode_8bit,
76     TMR1_PWM_Fase_Mode_9bit,
77     TMR1_PWM_Fase_Mode_10bit,
78     TMR1_PWM_Phase_Freq_Correct_Mode_ICR1,
79     TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A,
80     TMR1_PWM_Phase_Correct_Mode_ICR1,
81     TMR1_PWM_Phase_Correct_Mode_ICR1A,
82     TMR1_CTC_Mode_Mode_ICR1A,         //Clear Timer on Compare Match
83     TMR1_Reserved,
84     TMR1_PWM_Fase_Mode_ICR1,
85     TMR1_PWM_Fase_Mode_ICR1A,
86 } TMR1_tenuWaveGenerationMode;
87
88 typedef enum{
89     TMRx_u8_COM_Disconnected = (u8)0u,
90     TMRx_u8_COM_Toggle_on_Match,
91     TMRx_u8_COM_Clear_on_Match,
92     TMRx_u8_COM_Set_on_Match,
93
94     TMRx_u8_FastPWM_Clear_on_Match = (u8)2u,    // Non Inverting Mode
95     TMRx_u8_FastPWM_Set_on_Match,              // Inverting Mode
96
97     TMRx_u8_PhasePWM_Clear_on_Match = (u8)2u,   // Low Pulse
98     TMRx_u8_PhasePWM_Set_on_Match,              // High Pulse
99
100 } TMRx_u8_tenuCompareOutputMode;
101
102 typedef enum{
103     TMR2_IO_Clock = (u8)0u,
104     TMR2_TOSC_Clock
105 } TMR2_tenuInputCaptureEdgeSelect;
106
107 typedef enum{
108     TMR1_COM_Disconnected = (u8)0u,
109     TMR1_COM_Toggle_on_Match,
110     TMR1_COM_Clear_on_Match,
111     TMR1_COM_Set_on_Match,
112
113     TMR1_FastPWM_ToggleA_on_Match_Model15 = (u8)1u,
114     TMR1_FastPWM_Clear_on_Match = (u8)2u,    // Non Inverting Mode
115     TMR1_FastPWM_Set_on_Match,              // Inverting Mode
116
117     TMR1_PhasePWM_ToggleA_on_Match_Model15 = (u8)1u,
118     TMR1_PhasePWM_Clear_on_Match = (u8)2u,   // Low Pulse
119     TMR1_PhasePWM_Set_on_Match,              // High Pulse
120
121 } TMR1_tenuCompareOutputMode;
122
123 typedef enum{
124     TMR1_Capture_Falling_Edge = (u8)0u,
125     TMR1_Capture_Rising_Edge,
126     TMR1_Capture_Off
127 } TMR1_tenuInputCaptureEdgeSelect;
128
129 /*****
130 *****/
131 #if defined(TMR0) || defined(PWM0)
132 typedef struct{
133     #if defined(PWM0)
134         u32 m_TMR_Freq;
135         u16 m_TMR_Duty;
136     #endif
137     u8 m_TMR_Reload;
138     u8 m_TMR_Compare;
139     TMR0_tenuClockSource m_TMR_Prescalar;
140     TMRx_u8_tenuWaveGenerationMode m_TMR_Mode;
141     TMRx_u8_tenuCompareOutputMode m_TMR_OutputMode;
142     LBTY_tenuFlagStatus m_TMR_FOC;
143     LBTY_tenuFlagStatus m_TMR_OVIE;
144     LBTY_tenuFlagStatus m_TMR_OCIE;
145 } TMR0_tstrConfig;
146 #endif
147 #if defined(TMR2) || defined(PWM2)
148 typedef struct{

```



```

154 #if defined(PWM2)
155     u32                                     m_TMR_Freq;
156     u16                                     m_TMR_Duty;
157 #endif
158     u8                                     m_TMR_Reload;
159     u8                                     m_TMR_Compare;
160     TMR2 tenuClockSource                   m_TMR_Prescaler;
161     TMRx u8 tenuWaveGenerationMode         m_TMR_Mode;
162     TMRx u8 tenuCompareOutputMode          m_TMR_OutputMode;
163     LBTY tenuFlagStatus                    m_TMR_FOC;
164     LBTY tenuFlagStatus                    m_TMR_OVIE;
165     LBTY tenuFlagStatus                    m_TMR_OCIE;
166     TMR2 tenuInputCaptureEdgeSelect        m_TMR_AsyClock;
167 }TMR2 tstrConfig;
168 #endif
169 #if defined(TMR1) || defined(PWM1)
170 typedef struct{
171 #if defined(PWM1)
172     u32                                     m_TMR_Freq;
173     u16                                     m_TMR_Duty_A;
174     u16                                     m_TMR_Duty_B;
175 #endif
176     u16                                     m_TMR_Reload;
177     u16                                     m_TMR_Input;
178     u16                                     m_TMR_CompareA;
179     u16                                     m_TMR_CompareB;
180     TMR1 tenuClockSource                   m_TMR_Prescaler;
181     TMR1 tenuWaveGenerationMode            m_TMR_Mode;
182     TMR1 tenuCompareOutputMode             m_TMR_OutputModeA;
183     TMR1 tenuCompareOutputMode             m_TMR_OutputModeB;
184     LBTY tenuFlagStatus                    m_TMR_FOCA;
185     LBTY tenuFlagStatus                    m_TMR_FOCB;
186     LBTY tenuFlagStatus                    m_TMR_TICIE;
187     LBTY tenuFlagStatus                    m_TMR_OCIEA;
188     LBTY tenuFlagStatus                    m_TMR_OCIEB;
189     LBTY tenuFlagStatus                    m_TMR_TOIE;
190     LBTY tenuFlagStatus                    m_TMR_InputNoise;
191     TMR1 tenuInputCaptureEdgeSelect        m_TMR_InputEdge;
192 }TMR1 tstrConfig;
193 #endif
194 /* ***** */
195 /* ***** MACRO/DEFINE SECTION ***** */
196 /* ***** */
197
198 #define TMR_TICK_US          (1.0f/(F_CPU/1000000))
199
200 /* ***** */
201 /* ***** CONST SECTION ***** */
202 /* ***** */
203
204 /* ***** */
205 /* ***** VARIABLE SECTION ***** */
206 /* ***** */
207
208 /* ***** */
209 /* ***** FUNCTION SECTION ***** */
210 /* ***** */
211
212 extern void TMR0_vidSetConfig(TMR0 tstrConfig const* const pstrConfig);
213 extern void TMR0_vidSRestConfig(TMR0 tstrConfig* const pstrConfig);
214
215 extern void TMR0_vidInit(void);
216
217 extern void TMR0_vidEnable(void);
218 extern void TMR0_vidDisable(void);
219
220 extern void TMR0_vidSetForceOutputCompare(void);
221 extern void TMR0_vidResetForceOutputCompare(void);
222
223 extern LBTY tenuErrorStatus TMR2 u8Async(TMR2 tenuInputCaptureEdgeSelect u8Async);
224 extern LBTY tenuErrorStatus TMR0 u8SetMode(TMRx u8 tenuWaveGenerationMode u8Mode);
225 extern LBTY tenuErrorStatus TMR0 u8SetOutputMode(TMRx u8 tenuCompareOutputMode
u8OutMode);
226
227 extern LBTY tenuErrorStatus TMR0 u8SetOutputCompare(u8 u8Reload);
228 extern LBTY tenuErrorStatus TMR0 u8SetCounter(u8 u8Reload);
229

```

```

230 extern LBTY tenuErrorStatus TMR0_u8GetOutputCompare(u8* pu8Reload);
231 extern LBTY tenuErrorStatus TMR0_u8GetCounter(u8* pu8Reload);
232
233 #if defined(PWM0)
234 extern LBTY tenuErrorStatus PWM_u8SetFreq_OC0(u32 u32Freq);
235 extern LBTY tenuErrorStatus PWM_u8SetDuty_OC0(u16 u16Duty);
236
237 static inline void PWM_vidEnable_OC0(void) {TMR0_vidEnable(); }
238 static inline void PWM_vidDisable_OC0(void) {TMR0_vidDisable(); }
239 #endif
240
241 extern void TMR0_vidSetCompareNum(u16 u16Num);
242 extern void TMR0_vidGetCompareNum(u16* pu16Num);
243
244 extern void TMR0_vidSetOverflowNum(u16 u16Num);
245 extern void TMR0_vidGetOverflowNum(u16* pu16Num);
246 extern void TMR0_vidGetTicks(u32* pu32Tick);
247
248 extern void TMR0_vidCompareMatch_Enable(void);
249 extern void TMR0_vidCompareMatch_Disable(void);
250
251 extern void TMR0_vidSetCompareMatch_Flag(void);
252 extern void TMR0_vidClrCompareMatch_Flag(void);
253
254 extern void TMR0_vidOverFlow_Enable(void);
255 extern void TMR0_vidOverFlow_Disable(void);
256
257 extern void TMR0_vidSetOverFlow_Flag(void);
258 extern void TMR0_vidClrOverFlow_Flag(void);
259
260 extern void TMR0_vidSetCallBack_CompareMatch(void (*pCallBack)(void));
261 extern void TMR0_vidSetCallBack_OverFlow(void (*pCallBack)(void));
262
263
264 /*****
265 *****/
266 extern void TMR2_vidSetConfig(TMR2_tstrConfig const* const pstrConfig);
267 extern void TMR2_vidSRestConfig(TMR2_tstrConfig* const pstrConfig);
268
269 extern void TMR2_vidInit(void);
270
271 extern void TMR2_vidEnable(void);
272 extern void TMR2_vidDisable(void);
273
274 extern void TMR2_vidSetForceOutputCompare(void);
275 extern void TMR2_vidResetForceOutputCompare(void);
276
277 extern LBTY tenuErrorStatus TMR2_u8SetMode(TMRx_u8 tenuWaveGenerationMode u8Mode);
278 extern LBTY tenuErrorStatus TMR2_u8SetOutputMode(TMRx_u8 tenuCompareOutputMode
u8OutMode);
279
280 extern LBTY tenuErrorStatus TMR2_u8SetOutputCompare(u8 u8Reload);
281 extern LBTY tenuErrorStatus TMR2_u8SetCounter(u8 u8Reload);
282
283 extern LBTY tenuErrorStatus TMR2_u8GetOutputCompare(u8* pu8Reload);
284 extern LBTY tenuErrorStatus TMR2_u8GetCounter(u8* pu8Reload);
285
286 #if defined(PWM2)
287 extern LBTY tenuErrorStatus PWM_u8SetFreq_OC2(u32 u32Freq);
288 extern LBTY tenuErrorStatus PWM_u8SetDuty_OC2(u16 u16Duty);
289
290 static inline void PWM_vidEnable_OC2(void) {TMR2_vidEnable(); }
291 static inline void PWM_vidDisable_OC2(void) {TMR2_vidDisable(); }
292 #endif
293
294 extern void TMR2_vidSetCompareNum(u16 u16Num);
295 extern void TMR2_vidGetCompareNum(u16* pu16Num);
296
297 extern void TMR2_vidSetOverflowNum(u16 u16Num);
298 extern void TMR2_vidGetOverflowNum(u16* pu16Num);
299 extern void TMR2_vidGetTicks(u32* pu32Tick);
300
301 extern void TMR2_vidCompareMatch_Enable(void);
302 extern void TMR2_vidCompareMatch_Disable(void);
303
304 extern void TMR2_vidSetCompareMatch_Flag(void);

```

```

304 extern void TMR2_vidClrCompareMatch Flag(void);
305
306 extern void TMR2_vidOverFlow Enable(void);
307 extern void TMR2_vidOverFlow Disable(void);
308
309 extern void TMR2_vidSetOverFlow Flag(void);
310 extern void TMR2_vidClrOverFlow Flag(void);
311
312 extern void TMR2_vidSetCallBack CompareMatch(void (*pCallBack)(void));
313 extern void TMR2_vidSetCallBack OverFlow(void (*pCallBack)(void));
314
315
316 /*****
317 void TMR1_vidSetConfig(TMR1_tstrConfig const* const pstrConfig);
318 void TMR1_vidSRestConfig(TMR1_tstrConfig* const pstrConfig);
319
320 void TMR1_vidInit(void);
321
322 void TMR1_vidEnable(void);
323 void TMR1_vidDisable(void);
324 void TMR1_vidInitInputCapture(void);
325
326 void TMR1_vidSetForceOutputCompareA(void);
327 void TMR1_vidResetForceOutputCompareA(void);
328 void TMR1_vidSetForceOutputCompareB(void);
329 void TMR1_vidResetForceOutputCompareB(void);
330
331 LBTY_tenuErrorStatus TMR1_u8SetMode(TMR1_tenuWaveGenerationMode u8Mode);
332 LBTY_tenuErrorStatus TMR1_u8SetOutputModeA(TMR1_tenuCompareOutputMode u8OutMode);
333 LBTY_tenuErrorStatus TMR1_u8SetOutputModeB(TMR1_tenuCompareOutputMode u8OutMode);
334
335 LBTY_tenuErrorStatus TMR1_u8SetInputCapture(u16 u16Reload);
336 LBTY_tenuErrorStatus TMR1_u8SetOutputCompare A(u16 u16Reload);
337 LBTY_tenuErrorStatus TMR1_u8SetOutputCompare B(u16 u16Reload);
338 LBTY_tenuErrorStatus TMR1_u8SetCounter(u16 u16Reload);
339
340 LBTY_tenuErrorStatus TMR1_u8GetInputCapture(u16* pu16Reload);
341 LBTY_tenuErrorStatus TMR1_u8GetOutputCompare A(u16* pu16Reload);
342 LBTY_tenuErrorStatus TMR1_u8GetOutputCompare B(u16* pu16Reload);
343 LBTY_tenuErrorStatus TMR1_u8GetCounter(u16* pu16Reload);
344
345 #if defined(PWM1)
346 LBTY_tenuErrorStatus PWM_u8SetFreq_OC1x(u32 u32Freq);
347 LBTY_tenuErrorStatus PWM_u8SetDuty_OC1A(u16 u16Duty);
348 LBTY_tenuErrorStatus PWM_u8SetDuty_OC1B(u16 u16Duty);
349
350 static inline void PWM_vidEnable_OC1x(void) {TMR1_vidEnable();}
351 static inline void PWM_vidDisable_OC1x(void) {TMR1_vidDisable();}
352 #endif
353
354 void TMR1_vidSetOverflowNum(u16 u16Num);
355 void TMR1_vidGetOverflowNum(u16* pu16Num);
356 void TMR1_vidGetTicks(u32* pu32Tick);
357
358 void TMR1_vidInputCapture Enable(void);
359 void TMR1_vidInputCapture Disable(void);
360
361 void TMR1_vidSetInputCapture Flag(void);
362 void TMR1_vidClrInputCapture Flag(void);
363
364 void TMR1_vidCompareMatch A Enable(void);
365 void TMR1_vidCompareMatch A Disable(void);
366
367 void TMR1_vidSetCompareMatch A Flag(void);
368 void TMR1_vidClrCompareMatch A Flag(void);
369
370 void TMR1_vidCompareMatch B Enable(void);
371 void TMR1_vidCompareMatch B Disable(void);
372
373 void TMR1_vidSetCompareMatch B Flag(void);
374 void TMR1_vidClrCompareMatch B Flag(void);
375
376 void TMR1_vidOverFlow Enable(void);
377 void TMR1_vidOverFlow Disable(void);
378

```

```


379 void TMR1\_vidSetOverFlow\_Flag(void);
380 void TMR1\_vidClrOverFlow\_Flag(void);
381
382 void TMR1\_vidSetCallBack\_CaptureEvent(void (*pCallBack)(void));
383 void TMR1\_vidSetCallBack\_CompareMatch\_A(void (*pCallBack)(void));
384 void TMR1\_vidSetCallBack\_CompareMatch\_B(void (*pCallBack)(void));
385 void TMR1\_vidSetCallBack\_OverFlow(void (*pCallBack)(void));
386
387 #endif /* TMR_INT_H */
388 /***** E N D (TMR_int.h) *****/

```

TMR_prg.c File Reference

```
#include "LBTY_int.h"
#include "LBIT_int.h"
#include "LCTY_int.h"
#include "INTP.h"
#include "GPIO_int.h"
#include "GPIO_cfg.h"
#include "TMR_int.h"
#include "TMR_cfg.h"
#include "TMR_priv.h"
```

Include dependency graph for TMR_prg.c:



Functions

- void [TMR0_vidSetConfig](#) ([TMR0_tstrConfig](#) const *const pstrConfig)
- void [TMR0_vidSRestConfig](#) ([TMR0_tstrConfig](#) *const pstrConfig)
- void [TMR0_vidInit](#) (void)
- void [TMR0_vidEnable](#) (void)
- void [TMR0_vidDisable](#) (void)
- void [TMR0_vidSetForceOutputCompare](#) (void)
- void [TMR0_vidResetForceOutputCompare](#) (void)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetMode](#) ([TMRx_u8_tenuWaveGenerationMode](#) u8Mode)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetOutputMode](#) ([TMRx_u8_tenuCompareOutputMode](#) u8OutMode)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetOutputCompare](#) (u8 u8Reload)
- [LBTY_tenuErrorStatus](#) [TMR0_u8SetCounter](#) (u8 u8Reload)
- [LBTY_tenuErrorStatus](#) [TMR0_u8GetOutputCompare](#) (u8 *pu8Reload)
- [LBTY_tenuErrorStatus](#) [TMR0_u8GetCounter](#) (u8 *pu8Reload)
- void [TMR0_vidSetCompareNum](#) (u16 u16Num)
- void [TMR0_vidGetCompareNum](#) (u16 *pu16Num)
- void [TMR0_vidSetOverflowNum](#) (u16 u16Num)
- void [TMR0_vidGetOverflowNum](#) (u16 *pu16Num)
- void [TMR0_vidGetTicks](#) (u32 *pu32Tick)
- void [TMR0_vidCompareMatch_Enable](#) (void)
- void [TMR0_vidCompareMatch_Disable](#) (void)
- void [TMR0_vidSetCompareMatch_Flag](#) (void)
- void [TMR0_vidClrCompareMatch_Flag](#) (void)
- void [TMR0_vidOverFlow_Enable](#) (void)
- void [TMR0_vidOverFlow_Disable](#) (void)
- void [TMR0_vidSetOverFlow_Flag](#) (void)
- void [TMR0_vidClrOverFlow_Flag](#) (void)
- void [TMR0_vidSetCallBack_CompareMatch](#) (void(*pCallBack)(void))
- void [TMR0_vidSetCallBack_OverFlow](#) (void(*pCallBack)(void))
- [LCTY_INLINE](#) void [TMR2_vidControlUpdateBusy](#) (void)
- [LCTY_INLINE](#) void [TMR2_vidCompareUpdateBusy](#) (void)
- [LCTY_INLINE](#) void [TMR2_vidTimerUpdateBusy](#) (void)
- void [TMR2_vidSetConfig](#) ([TMR2_tstrConfig](#) const *const pstrConfig)

- void [TMR2_vidSRestConfig](#) ([TMR2_tstrConfig](#) *const pstrConfig)
- void [TMR2_vidInit](#) (void)
- void [TMR2_vidEnable](#) (void)
- void [TMR2_vidDisable](#) (void)
- void [TMR2_vidSetForceOutputCompare](#) (void)
- void [TMR2_vidResetForceOutputCompare](#) (void)
- [LBTY_tenuErrorStatus](#) [TMR2_u8Async](#) ([TMR2_tenuInputCaptureEdgeSelect](#) u8Async)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetMode](#) ([TMRx_u8_tenuWaveGenerationMode](#) u8Mode)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetOutputMode](#) ([TMRx_u8_tenuCompareOutputMode](#) u8OutMode)
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetOutputCompare](#) ([u8_u8Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR2_u8SetCounter](#) ([u8_u8Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR2_u8GetOutputCompare](#) ([u8 *pu8Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR2_u8GetCounter](#) ([u8 *pu8Reload](#))
- void [TMR2_vidSetCompareNum](#) ([u16_u16Num](#))
- void [TMR2_vidGetCompareNum](#) ([u16 *pu16Num](#))
- void [TMR2_vidSetOverflowNum](#) ([u16_u16Num](#))
- void [TMR2_vidGetOverflowNum](#) ([u16 *pu16Num](#))
- void [TMR2_vidGetTicks](#) ([u32 *pu32Tick](#))
- void [TMR2_vidCompareMatch_Enable](#) (void)
- void [TMR2_vidCompareMatch_Disable](#) (void)
- void [TMR2_vidSetCompareMatch_Flag](#) (void)
- void [TMR2_vidClrCompareMatch_Flag](#) (void)
- void [TMR2_vidOverFlow_Enable](#) (void)
- void [TMR2_vidOverFlow_Disable](#) (void)
- void [TMR2_vidSetOverFlow_Flag](#) (void)
- void [TMR2_vidClrOverFlow_Flag](#) (void)
- void [TMR2_vidSetCallBack_CompareMatch](#) (void(*pCallBack)(void))
- void [TMR2_vidSetCallBack_OverFlow](#) (void(*pCallBack)(void))
- void [TMR1_vidSetConfig](#) ([TMR1_tstrConfig](#) const *const pstrConfig)
- void [TMR1_vidSRestConfig](#) ([TMR1_tstrConfig](#) *const pstrConfig)
- void [TMR1_vidInit](#) (void)
- void [TMR1_vidEnable](#) (void)
- void [TMR1_vidDisable](#) (void)
- void [TMR1_vidInitInputCapture](#) (void)
- void [TMR1_vidSetForceOutputCompareA](#) (void)
- void [TMR1_vidResetForceOutputCompareA](#) (void)
- void [TMR1_vidSetForceOutputCompareB](#) (void)
- void [TMR1_vidResetForceOutputCompareB](#) (void)
- [LCTY_INLINE](#) void [TMR1_vidSetWaveGenerationMode](#) ([TMR1_tenuWaveGenerationMode](#) u8Mode)
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetMode](#) ([TMR1_tenuWaveGenerationMode](#) u8Mode)
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetOutputModeA](#) ([TMR1_tenuCompareOutputMode](#) u8OutMode)
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetOutputModeB](#) ([TMR1_tenuCompareOutputMode](#) u8OutMode)
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetInputCapture](#) ([u16_u16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetOutputCompare_A](#) ([u16_u16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetOutputCompare_B](#) ([u16_u16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8SetCounter](#) ([u16_u16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8GetInputCapture](#) ([u16 *pu16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8GetOutputCompare_A](#) ([u16 *pu16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8GetOutputCompare_B](#) ([u16 *pu16Reload](#))
- [LBTY_tenuErrorStatus](#) [TMR1_u8GetCounter](#) ([u16 *pu16Reload](#))
- void [TMR1_vidSetOverflowNum](#) ([u16_u16Num](#))
- void [TMR1_vidGetOverflowNum](#) ([u16 *pu16Num](#))
- void [TMR1_vidGetTicks](#) ([u32 *pu32Tick](#))

- void [TMR1_vidInputCapture_Enable](#) (void)
- void [TMR1_vidInputCapture_Disable](#) (void)
- void [TMR1_vidSetInputCapture_Flag](#) (void)
- void [TMR1_vidClrInputCapture_Flag](#) (void)
- void [TMR1_vidCompareMatch_A_Enable](#) (void)
- void [TMR1_vidCompareMatch_A_Disable](#) (void)
- void [TMR1_vidSetCompareMatch_A_Flag](#) (void)
- void [TMR1_vidClrCompareMatch_A_Flag](#) (void)
- void [TMR1_vidCompareMatch_B_Enable](#) (void)
- void [TMR1_vidCompareMatch_B_Disable](#) (void)
- void [TMR1_vidSetCompareMatch_B_Flag](#) (void)
- void [TMR1_vidClrCompareMatch_B_Flag](#) (void)
- void [TMR1_vidOverFlow_Enable](#) (void)
- void [TMR1_vidOverFlow_Disable](#) (void)
- void [TMR1_vidSetOverFlow_Flag](#) (void)
- void [TMR1_vidClrOverFlow_Flag](#) (void)
- void [TMR1_vidSetCallBack_CaptureEvent](#) (void(*pCallBack)(void))
- void [TMR1_vidSetCallBack_CompareMatch_A](#) (void(*pCallBack)(void))
- void [TMR1_vidSetCallBack_CompareMatch_B](#) (void(*pCallBack)(void))
- void [TMR1_vidSetCallBack_OverFlow](#) (void(*pCallBack)(void))

Variables

- const [u8 TMRx_RELOAD_DELAY](#) [] = {0, 47, 6, 1, 1, 1, 0, 0}
- static void(* [pFuncCallBack_TMR0_CompareMatch](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR0_OverFlow](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR2_CompareMatch](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR2_OverFlow](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR1_CaptureEven](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR1_CompareMatch_A](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR1_CompareMatch_B](#))(void) = INTP_vidCallBack
- static void(* [pFuncCallBack_TMR1_OverFlow](#))(void) = INTP_vidCallBack
- static volatile [TMR0_tstrConfig_strTMR0_Config_GLB](#)
- static volatile [TMR2_tstrConfig_strTMR2_Config_GLB](#)
- static volatile [TMR1_tstrConfig_strTMR1_Config_GLB](#)
- static volatile [u16 TMR0_u8CompareNum_GLB](#) = [LBTY_u8ZERO](#)
- static volatile [u16 TMR2_u8CompareNum_GLB](#) = [LBTY_u8ZERO](#)
- static volatile [u16 TMR0_u8OverflowNum_GLB](#) = [LBTY_u8ZERO](#)
- static volatile [u16 TMR2_u8OverflowNum_GLB](#) = [LBTY_u8ZERO](#)
- static volatile [u16 TMR1_u8OverflowNum_GLB](#) = [LBTY_u8ZERO](#)

Function Documentation

[LBTY_tenuErrorStatus](#) TMR0_u8GetCounter ([u8](#) * *pu8Reload*)

```

319                                     {
320     LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
321     if (pu8Reload != LBTY\_NULL) {
322         *pu8Reload = S\_TMR0->m_TCNT0;
323     } else {
324         u8RetErrorState = LBTY\_NULL\_POINTER;
325     }
326     return u8RetErrorState;
327 }
```

[LBTY_tenuErrorStatus](#) TMR0_u8GetOutputCompare ([u8](#) * *pu8Reload*)

```

309                                     {
310     LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
311     if (pu8Reload != LBTY\_NULL) {
312         *pu8Reload = S\_TMR0->m_OCR0;
```

```

313     }else{
314         u8RetErrorState = LBTY\_NULL\_POINTER;
315     }
316     return u8RetErrorState;
317 }

```

LBTY_tenuErrorStatus TMR0_u8SetCounter (u8 u8Reload)

```

299     {
300         LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
301         if(u8Reload <= LBTY\_u8MAX){
302             S\_TMR0->m\_TCNT0 = strTMR0\_Config\_GLB.m\_TMR\_Reload = u8Reload;
303         }else{
304             u8RetErrorState = LBTY\_WRITE\_ERROR;
305         }
306         return u8RetErrorState;
307     }

```

LBTY_tenuErrorStatus TMR0_u8SetMode (TMRx_u8_tenuWaveGenerationMode u8Mode)

```

217     {
218         LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
219         switch(u8Mode){
220             case TMRx\_u8\_Normal\_Mode:
221                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 = GET\_BIT\(TMRx\_u8\_Normal\_Mode,
TMRx\_WGMx0\_MASK\);
222                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 = GET\_BIT\(TMRx\_u8\_Normal\_Mode,
TMRx\_WGMx1\_MASK\);
223                 break;
224             case TMRx\_u8\_PWM\_PhaseCorrect\_Mode:
225                 TMR0\_vidResetForceOutputCompare\(\);
226                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 =
GET\_BIT\(TMRx\_u8\_PWM\_PhaseCorrect\_Mode, TMRx\_WGMx0\_MASK\);
227                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 =
GET\_BIT\(TMRx\_u8\_PWM\_PhaseCorrect\_Mode, TMRx\_WGMx1\_MASK\);
228                 break;
229             case TMRx\_u8\_CTC\_Mode\_Mode:
230                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 = GET\_BIT\(TMRx\_u8\_CTC\_Mode\_Mode,
TMRx\_WGMx0\_MASK\);
231                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 = GET\_BIT\(TMRx\_u8\_CTC\_Mode\_Mode,
TMRx\_WGMx1\_MASK\);
232                 break;
233             case TMRx\_u8\_PWM\_Fase\_Mode:
234                 TMR0\_vidResetForceOutputCompare\(\);
235                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx0 = GET\_BIT\(TMRx\_u8\_PWM\_Fase\_Mode,
TMRx\_WGMx0\_MASK\);
236                 S\_TMR0->m\_TCCR0.sBits.m\_WGMx1 = GET\_BIT\(TMRx\_u8\_PWM\_Fase\_Mode,
TMRx\_WGMx1\_MASK\);
237                 break;
238             default:
239                 u8RetErrorState = LBTY\_WRITE\_ERROR;
240                 break;
241         }
242         if(u8RetErrorState == LBTY\_OK){
243             strTMR0\_Config\_GLB.m\_TMR\_Mode = u8Mode;
244         }
245         return u8RetErrorState;
246     }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR0_u8SetOutputCompare (u8 u8Reload)

```

289     {
290         LBTY\_tenuErrorStatus u8RetErrorState = LBTY\_OK;
291         if(u8Reload <= LBTY\_u8MAX){
292             S\_TMR0->m\_OCR0 = strTMR0\_Config\_GLB.m\_TMR\_Compare = u8Reload;
293         }else{
294             u8RetErrorState = LBTY\_WRITE\_ERROR;
295         }
296         return u8RetErrorState;
297     }

```


LBTY_tenuErrorStatus TMR0_u8SetOutputMode (TMRx_u8_tenuCompareOutputMode u8OutMode)

```

248
{
249     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
250     TMRx_u8_tenuWaveGenerationMode u8Mode =
251         (S_TMR0->m_TCCR0.sBits.m_WGMx0<<TMRx_WGMx0_MASK) |
252         (S_TMR0->m_TCCR0.sBits.m_WGMx1<<TMRx_WGMx1_MASK);
253     switch(u8Mode) {
254         case TMRx_u8_Normal_Mode:
255         case TMRx_u8_CTC_Mode_Mode:
256             switch(u8OutMode) {
257                 case TMRx_u8_COM_Disconnected:
258                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Disconnected; break;
259                 case TMRx_u8_COM_Toggle_on_Match:
260                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Toggle_on_Match; break;
261                 case TMRx_u8_COM_Clear_on_Match:
262                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Clear_on_Match; break;
263                 case TMRx_u8_COM_Set_on_Match:
264                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Set_on_Match; break;
265                 default:
266                     u8RetErrorState = LBTY_WRITE_ERROR; break;
267             }
268             break;
269         case TMRx_u8_PWM_PhaseCorrect_Mode:
270             switch(u8OutMode) {
271                 case
272                     TMRx_u8_PhasePWM_Clear_on_Match:S_TMR0->m_TCCR0.sBits.m_COMx =
273                     TMRx_u8_PhasePWM_Clear_on_Match; break;
274                 case TMRx_u8_PhasePWM_Set_on_Match:
275                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_PhasePWM_Set_on_Match; break;
276                 default:
277                     u8RetErrorState = LBTY_WRITE_ERROR; break;
278             }
279             break;
280         case TMRx_u8_PWM_Fase_Mode:
281             switch(u8OutMode) {
282                 case
283                     TMRx_u8_FastPWM_Clear_on_Match:S_TMR0->m_TCCR0.sBits.m_COMx =
284                     TMRx_u8_FastPWM_Clear_on_Match; break;
285                 case TMRx_u8_FastPWM_Set_on_Match:
286                     S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_FastPWM_Set_on_Match; break;
287                 default:
288                     u8RetErrorState = LBTY_WRITE_ERROR; break;
289             }
290             break;
291         default:
292             u8RetErrorState = LBTY_WRITE_ERROR;
293     }
294     if(u8RetErrorState == LBTY_OK) {
295         if(u8OutMode != TMRx_u8_COM_Disconnected)
296             GPIO_u8SetPinDirection(TMR_OCO_PORT, TMR_OCO_PIN, PIN_OUTPUT);
297         strTMR0_Config_GLB.m_TMR_OutputMode = u8OutMode;
298     }
299     return u8RetErrorState;
300 }

```

void TMR0_vidClrCompareMatch_Flag (void)

```

406 {S_TIFR->sBits.m_OCF0 = LBTY_RESET;}

```

void TMR0_vidClrOverFlow_Flag (void)

```

412 {S_TIFR->sBits.m_TOV0 = LBTY_RESET;}

```

void TMR0_vidCompareMatch_Disable (void)

```

403 {S_TIMSK->sBits.m_OCIE0 = LBTY_RESET;}

```

void TMR0_vidCompareMatch_Enable (void)

```

402 {S_TIMSK->sBits.m_OCIE0 = LBTY_SET;}

```

void TMR0_vidDisable (void)

```

205 {
206     S_TMR0->m_TCCR0.sBits.m_CSx = TMR0_NoClockSource_Disable;
207 }

```

void TMR0_vidEnable (void)

```

198     {
199         S TMR0->m_TCCR0.sBits.m_CSx = strTMR0 Config GLB.m TMR Prescaler;
200         if(strTMR0 Config GLB.m TMR Prescaler == TMR0 ExternalClock FallingEdge ||
201            strTMR0 Config GLB.m TMR Prescaler == TMR0 ExternalClock RisingEdge) {
202             GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
203         }
204     }

```

void TMR0_vidGetCompareNum (u16 * pu16Num)

```

385     {
386         *pu16Num = TMR0_u8CompareNum_GLB;
387     }

```

void TMR0_vidGetOverflowNum (u16 * pu16Num)

```

392     {
393         *pu16Num = TMR0_u8OverflowNum_GLB;
394     }

```

void TMR0_vidGetTicks (u32 * pu32Tick)

```

396     {
397         *pu32Tick = (u32)TMR_u8MAX * TMR0_u8OverflowNum_GLB + S TMR0->m_TCNT0;
398     }

```


void TMR0_vidInit (void)

```

160     {
161         //S_SFIO->sBits.m_PSR10 = LBTY_SET;
162
163         //TMR0_vidEnable();
164         S TMR0->m_TCCR0.sBits.m_CSx = strTMR0 Config GLB.m TMR Prescaler;
165         if(strTMR0 Config GLB.m TMR Prescaler == TMR0 ExternalClock FallingEdge ||
166            strTMR0 Config GLB.m TMR Prescaler == TMR0 ExternalClock RisingEdge) {
167             GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
168         }
169         //TMR0_u8SetMode(TMR0_MODE_INIT);
170         S TMR0->m_TCCR0.sBits.m_WGMx0 = GET_BIT(strTMR0 Config GLB.m TMR Mode,
171         TMRx_WGMx0_MASK);
171         S TMR0->m_TCCR0.sBits.m_WGMx1 = GET_BIT(strTMR0 Config GLB.m TMR Mode,
172         TMRx_WGMx1_MASK);
172         //TMR0_u8SetOutputMode(TMR0_COMPARE_OUTPUT_MODE);
173         S TMR0->m_TCCR0.sBits.m_COMx = strTMR0 Config GLB.m TMR OutputMode;
174         if(S TMR0->m_TCCR0.sBits.m_COMx != TMRx_u8_COM_Disconnected)
175             GPIO_u8SetPinDirection(TMR_OC0_PORT, TMR_OC0_PIN, PIN_OUTPUT);
176         //TMR0_vidResetForceOutputCompare();
177         S TMR0->m_TCCR0.sBits.m_FOCx = strTMR0 Config GLB.m TMR FOC;
178
179         #if defined(TMR0)
180             //TMR0_u8SetOutputCompare(TMR0_OUTPUT_COMPARE_INIT);
181             S TMR0->m_OCR0 = strTMR0 Config GLB.m TMR Compare;
182             //TMR0_u8SetCounter(TMR0_COUNTER_INIT);
183             S TMR0->m_TCNT0 = strTMR0 Config GLB.m TMR Reload;
184         #elif defined(PWM0)
185             PWM_vidDisable_OC0();
186             PWM_u8SetFreq_OC0(strTMR0 Config GLB.m TMR_Freq);
187             PWM_u8SetDuty_OC0(strTMR0 Config GLB.m TMR_Duty);
188             TMR0 Reload Delay = TMRx_RELOAD_DELAY[strTMR0 Config GLB.m TMR Prescaler];
189         #endif
190
191         S TIMSK->sBits.m_OCIE0 = strTMR0 Config GLB.m TMR OCIE;
192         S TIMSK->sBits.m_TOIE0 = strTMR0 Config GLB.m TMR OVIE;
193
194         S TIFR->sBits.m_OCF0 = LBTY_RESET;
195         S TIFR->sBits.m_TOV0 = LBTY_RESET;
196     }

```

Here is the caller graph for this function:



void TMR0_vidOverFlow_Disable (void)

```
409 {S_TIMSK->sBits.m_TOIE0 = LBTY RESET;}
```

void TMR0_vidOverFlow_Enable (void)

```
408 {S_TIMSK->sBits.m_TOIE0 = LBTY SET;}
```

void TMR0_vidResetForceOutputCompare (void)

```
213 {
214     S_TMR0->m_TCCR0.sBits.m_FOCx = strTMR0_Config_GLB.m_TMR_FOC = LBTY RESET;
215 }
```

Here is the caller graph for this function:



void TMR0_vidSetCallBack_CompareMatch (void*)(void) pCallBack

```
414 {
415     if(*pCallBack == LBTY_NULL) return;
416     pFuncCallBack_TMR0_CompareMatch = pCallBack;
417 }
```

void TMR0_vidSetCallBack_OverFlow (void*)(void) pCallBack

```
418 {
419     if(*pCallBack == LBTY_NULL) return;
420     pFuncCallBack_TMR0_OverFlow = pCallBack;
421 }
```

void TMR0_vidSetCompareMatch_Flag (void)

```
405 {S_TIFR->sBits.m_OCF0 = LBTY SET;}
```


void TMR0_vidSetCompareNum (u16 u16Num)

```
382 {
383     TMR0_u8CompareNum_GLB = u16Num;
384 }
```

void TMR0_vidSetConfig (TMR0_tstrConfig const *const pstrConfig)

```
133 {
134     if(pstrConfig != LBTY_NULL){
135         strTMR0_Config_GLB = *pstrConfig;
136     }
137     TMR0_vidInit();
138 }
```

Here is the call graph for this function:



void TMR0_vidSetForceOutputCompare (void)

```
209 {
210     S_TMR0->m_TCCR0.sBits.m_FOCx = strTMR0_Config_GLB.m_TMR_FOC = LBTY SET;
211 }
```

void TMR0_vidSetOverFlow_Flag (void)

```
411 {S_TIFR->sBits.m_TOV0 = LBTY SET;}
```

void TMR0_vidSetOverflowNum (u16 u16Num)

```
389 {
390     TMR0_u8OverflowNum_GLB = u16Num;
391 }
```

void TMR0_vidSRestConfig (TMR0_tstrConfig *const pstrConfig)


```
140 {
141     #if defined(PWM0)
142         strTMR0_Config_GLB.m_TMR_Freq = PWM0_FREQ_INIT;
143     }
```

```

143     strTMR0 Config GLB.m_TMR_Duty      = PWM0_DUTY_INIT;
144 #endif
145     strTMR0 Config GLB.m_TMR_Reload    = TMR0_COUNTER_INIT;
146     strTMR0 Config GLB.m_TMR_Compare    = TMR0_OUTPUT_COMPARE_INIT;
147     strTMR0 Config GLB.m_TMR_Prescaler  = TMR0_CLOCK_SOURCE;
148     strTMR0 Config GLB.m_TMR_Mode       = TMR0_MODE_INIT;
149     strTMR0 Config GLB.m_TMR_OutputMode = TMR0_COMPARE_OUTPUT_MODE;
150     strTMR0 Config GLB.m_TMR_FOC        = LBTY_RESET;
151     strTMR0 Config GLB.m_TMR_OVIE       = TMR0_OVERFLOW_INTERRUPT_INIT_STATE;
152     strTMR0 Config GLB.m_TMR_OCIE       =
TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE;
153
154     if(pstrConfig != LBTY_NULL){
155         *pstrConfig = strTMR0 Config GLB;
156     }
157     TMR0_vidInit();
158 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR1_u8GetCounter (u16 * pu16Reload)

```

1170 {
1171     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1172     if(pu16Reload != LBTY_NULL){
1173         *pu16Reload = S_TMR1->m_TCNT1.u16Reg;
1174     }else{
1175         u8RetErrorState = LBTY_NULL_POINTER;
1176     }
1177     return u8RetErrorState;
1178 }

```

LBTY_tenuErrorStatus TMR1_u8GetInputCapture (u16 * pu16Reload)

```

1140 {
1141     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1142     if(pu16Reload != LBTY_NULL){
1143         *pu16Reload = S_TMR1->m_ICR1.u16Reg;
1144     }else{
1145         u8RetErrorState = LBTY_NULL_POINTER;
1146     }
1147     return u8RetErrorState;
1148 }

```

LBTY_tenuErrorStatus TMR1_u8GetOutputCompare_A (u16 * pu16Reload)

```

1150 {
1151     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1152     if(pu16Reload != LBTY_NULL){
1153         *pu16Reload = S_TMR1->m_OCR1A.u16Reg;
1154     }else{
1155         u8RetErrorState = LBTY_NULL_POINTER;
1156     }
1157     return u8RetErrorState;
1158 }

```

LBTY_tenuErrorStatus TMR1_u8GetOutputCompare_B (u16 * pu16Reload)

```

1160 {
1161     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1162     if(pu16Reload != LBTY_NULL){
1163         *pu16Reload = S_TMR1->m_OCR1B.u16Reg;
1164     }else{
1165         u8RetErrorState = LBTY_NULL_POINTER;
1166     }
1167     return u8RetErrorState;
1168 }

```

LBTY_tenuErrorStatus TMR1_u8SetCounter (u16 u16Reload)

```

1130 {
1131     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1132     if(u16Reload <= LBTY_u16MAX){
1133         S_TMR1->m_TCNT1.u16Reg = strTMR1 Config GLB.m_TMR_Reload = u16Reload;
1134     }else{

```

```

1135         u8RetErrorState = LBTY_WRITE_ERROR;
1136     }
1137     return u8RetErrorState;
1138 }

```

LBTY_tenuErrorStatus TMR1_u8SetInputCapture (u16 u16Reload)

```

1100     {
1101         LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1102         if(u16Reload <= LBTY_u16MAX) {
1103             S TMR1->m_ICR1.u16Reg = strTMR1 Config GLB.m TMR Input = u16Reload;
1104         }else{
1105             u8RetErrorState = LBTY_WRITE_ERROR;
1106         }
1107         return u8RetErrorState;
1108     }

```


LBTY_tenuErrorStatus TMR1_u8SetMode (TMR1_tenuWaveGenerationMode u8Mode)

```

961     {
962         LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
963         switch(u8Mode) {
964             case TMRx u8 Normal Mode:
965             case TMR1 PWM PhaseCorrect Mode 8bit:
966             case TMR1 PWM PhaseCorrect Mode 9bit:
967             case TMR1 PWM PhaseCorrect Mode 10bit:
968             case TMR1 CTC Mode Mode ICR1:
969             case TMR1 PWM Fase Mode 8bit:
970             case TMR1 PWM Fase Mode 9bit:
971             case TMR1 PWM Fase Mode 10bit:
972             case TMR1 PWM Phase Freq Correct Mode ICR1:
973             case TMR1 PWM Phase Freq Correct Mode ICR1A:
974             case TMR1 PWM Phase Correct Mode ICR1:
975             case TMR1 PWM Phase Correct Mode ICR1A:
976             case TMR1 CTC Mode Mode ICR1A:
977             case TMR1 PWM Fase Mode ICR1:
978             case TMR1 PWM Fase Mode ICR1A:
979             TMR1_vidSetWaveGenerationMode(u8Mode);
980             break;
981             default:
982                 u8RetErrorState = LBTY_WRITE_ERROR;
983                 break;
984         }
985         return u8RetErrorState;
986     }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR1_u8SetOutputCompare_A (u16 u16Reload)

```

1110     {
1111         LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1112         if(u16Reload <= LBTY_u16MAX) {
1113             S TMR1->m_OCR1A.u16Reg = strTMR1 Config GLB.m TMR CompareA = u16Reload;
1114         }else{
1115             u8RetErrorState = LBTY_WRITE_ERROR;
1116         }
1117         return u8RetErrorState;
1118     }

```

LBTY_tenuErrorStatus TMR1_u8SetOutputCompare_B (u16 u16Reload)

```

1120     {
1121         LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1122         if(u16Reload <= LBTY_u16MAX) {
1123             S TMR1->m_OCR1B.u16Reg = strTMR1 Config GLB.m TMR CompareB = u16Reload;
1124         }else{
1125             u8RetErrorState = LBTY_WRITE_ERROR;
1126         }
1127         return u8RetErrorState;
1128     }

```

LBTY_tenuErrorStatus TMR1_u8SetOutputModeA (TMR1_tenuCompareOutputMode u8OutMode)

```

988
{
989     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
990     TMR1_tenuWaveGenerationMode u8Mode =
991         (S_TMR1->m_TCCr1A.sBits.m_WGM10<<TMRx_WGMx0_MASK) |
992         (S_TMR1->m_TCCr1A.sBits.m_WGM11<<TMRx_WGMx1_MASK) |
993         (S_TMR1->m_TCCr1B.sBits.m_WGM12<<TMRx_WGMx2_MASK) |
994         (S_TMR1->m_TCCr1B.sBits.m_WGM13<<TMRx_WGMx3_MASK);
995
996     switch(u8Mode){
997         case TMRx_u8_Normal_Mode:
998         case TMR1_CTC_Mode_Mode_ICR1:
999         case TMR1_CTC_Mode_Mode_ICR1A:
1000             switch(u8OutMode){
1001                 case TMR1_COM_Disconnected:      S_TMR1->m_TCCr1A.sBits.m_COM1A
= TMR1_COM_Disconnected;      break;
1002                 case TMR1_COM_Toggle_on_Match:   S_TMR1->m_TCCr1A.sBits.m_COM1A
= TMR1_COM_Toggle_on_Match;   break;
1003                 case TMR1_COM_Clear_on_Match:    S_TMR1->m_TCCr1A.sBits.m_COM1A
= TMR1_COM_Clear_on_Match;    break;
1004                 case TMR1_COM_Set_on_Match:      S_TMR1->m_TCCr1A.sBits.m_COM1A
= TMR1_COM_Set_on_Match;      break;
1005                 default:      u8RetErrorState = LBTY_WRITE_ERROR;      break;
1006             }
1007             break;
1008         case TMR1_PWM_PhaseCorrect_Mode_8bit:
1009         case TMR1_PWM_PhaseCorrect_Mode_9bit:
1010         case TMR1_PWM_PhaseCorrect_Mode_10bit:
1011         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1:
1012         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A:
1013         case TMR1_PWM_Phase_Correct_Mode_ICR1:
1014         case TMR1_PWM_Phase_Correct_Mode_ICR1A:
1015             switch(u8OutMode){
1016                 case
TMR1_PhasePWM_ToggleA_on_Match_Model15:S_TMR1->m_TCCr1A.sBits.m_COM1A =
TMR1_PhasePWM_ToggleA_on_Match_Model15;      break;
1017                 case TMR1_PhasePWM_Clear_on_Match:
S_TMR1->m_TCCr1A.sBits.m_COM1A = TMR1_PhasePWM_Clear_on_Match;      break;
1018                 case TMR1_PhasePWM_Set_on_Match:
S_TMR1->m_TCCr1A.sBits.m_COM1A = TMR1_PhasePWM_Set_on_Match;      break;
1019                 default:      u8RetErrorState = LBTY_WRITE_ERROR;      break;
1020             }
1021             break;
1022         case TMR1_PWM_Fase_Mode_8bit:
1023         case TMR1_PWM_Fase_Mode_9bit:
1024         case TMR1_PWM_Fase_Mode_10bit:
1025         case TMR1_PWM_Fase_Mode_ICR1:
1026         case TMR1_PWM_Fase_Mode_ICR1A:
1027             switch(u8OutMode){
1028                 case
TMR1_FastPWM_ToggleA_on_Match_Model15:S_TMR1->m_TCCr1A.sBits.m_COM1A =
TMR1_FastPWM_ToggleA_on_Match_Model15;      break;
1029                 case TMR1_FastPWM_Clear_on_Match:
S_TMR1->m_TCCr1A.sBits.m_COM1A = TMR1_FastPWM_Clear_on_Match;      break;
1030                 case TMR1_FastPWM_Set_on_Match:
S_TMR1->m_TCCr1A.sBits.m_COM1A = TMR1_FastPWM_Set_on_Match;      break;
1031                 default:      u8RetErrorState = LBTY_WRITE_ERROR;      break;
1032             }
1033             break;
1034         default:
1035             u8RetErrorState = LBTY_WRITE_ERROR;
1036             break;
1037     }
1038     if(u8RetErrorState == LBTY_OK){
1039         if(u8OutMode != TMR1_COM_Disconnected)
1040             GPIO_u8SetPinDirection(TMR_OC1A_PORT, TMR_OC1A_PIN, PIN_OUTPUT);
1041         strTMR1_Config_GLB.m_TMR_OutputModeA = u8OutMode;
1042     }
1043     return u8RetErrorState;
1044 }

```

LBTY_tenuErrorStatus TMR1_u8SetOutputModeB (TMR1_tenuCompareOutputMode u8OutMode)

```

1044
{
1045     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
1046     TMR1_tenuWaveGenerationMode u8Mode =
1047         (S_TMR1->m_TCCR1A.sBits.m_WGM10<<TMRx_WGMx0_MASK) |
1048         (S_TMR1->m_TCCR1A.sBits.m_WGM11<<TMRx_WGMx1_MASK) |
1049         (S_TMR1->m_TCCR1B.sBits.m_WGM12<<TMRx_WGMx2_MASK) |
1050         (S_TMR1->m_TCCR1B.sBits.m_WGM13<<TMRx_WGMx3_MASK);
1051     switch(u8Mode) {
1052         case TMRx_u8_Normal_Mode:
1053         case TMR1_CTC_Mode_Mode_ICR1:
1054         case TMR1_CTC_Mode_Mode_ICR1A:
1055             switch(u8OutMode) {
1056                 case TMR1_COM_Disconnected:
1057                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1058                     TMR1_COM_Disconnected;
1059                     break;
1060                 case TMR1_COM_Toggle_on_Match:
1061                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1062                     TMR1_COM_Toggle_on_Match;
1063                     break;
1064                 case TMR1_COM_Clear_on_Match:
1065                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1066                     TMR1_COM_Clear_on_Match;
1067                     break;
1068                 case TMR1_COM_Set_on_Match:
1069                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1070                     TMR1_COM_Set_on_Match;
1071                     break;
1072                 default:
1073                     u8RetErrorState = LBTY_WRITE_ERROR;
1074                     break;
1075             }
1076             break;
1077         case TMR1_PWM_PhaseCorrect_Mode_8bit:
1078         case TMR1_PWM_PhaseCorrect_Mode_9bit:
1079         case TMR1_PWM_PhaseCorrect_Mode_10bit:
1080         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1:
1081         case TMR1_PWM_Phase_Freq_Correct_Mode_ICR1A:
1082         case TMR1_PWM_Phase_Correct_Mode_ICR1:
1083         case TMR1_PWM_Phase_Correct_Mode_ICR1A:
1084             switch(u8OutMode) {
1085                 case
1086                     TMR1_PhasePWM_ToggleA_on_Match_Model5:
1087                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1088                     TMR1_PhasePWM_ToggleA_on_Match_Model5;
1089                     break;
1090                 case TMR1_PhasePWM_Clear_on_Match:
1091                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1092                     TMR1_PhasePWM_Clear_on_Match;
1093                     break;
1094                 case TMR1_PhasePWM_Set_on_Match:
1095                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1096                     TMR1_PhasePWM_Set_on_Match;
1097                     break;
1098                 default:
1099                     u8RetErrorState = LBTY_WRITE_ERROR;
1100                     break;
1101             }
1102             break;
1103         case TMR1_PWM_Fase_Mode_8bit:
1104         case TMR1_PWM_Fase_Mode_9bit:
1105         case TMR1_PWM_Fase_Mode_10bit:
1106         case TMR1_PWM_Fase_Mode_ICR1:
1107         case TMR1_PWM_Fase_Mode_ICR1A:
1108             switch(u8OutMode) {
1109                 case
1110                     TMR1_FastPWM_ToggleA_on_Match_Model5:
1111                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1112                     TMR1_FastPWM_ToggleA_on_Match_Model5;
1113                     break;
1114                 case TMR1_FastPWM_Clear_on_Match:
1115                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1116                     TMR1_FastPWM_Clear_on_Match;
1117                     break;
1118                 case TMR1_FastPWM_Set_on_Match:
1119                     S_TMR1->m_TCCR1A.sBits.m_COM1B =
1120                     TMR1_FastPWM_Set_on_Match;
1121                     break;
1122                 default:
1123                     u8RetErrorState = LBTY_WRITE_ERROR;
1124                     break;
1125             }
1126             break;
1127         default:
1128             u8RetErrorState = LBTY_WRITE_ERROR;
1129             break;
1130     }
1131     if(u8RetErrorState == LBTY_OK) {
1132         if(u8OutMode != TMR1_COM_Disconnected)
1133             GPIO_u8SetPinDirection(TMR_OC1B_PORT, TMR_OC1B_PIN, PIN_OUTPUT);
1134         strTMR1_Config_GLB.m_TMR_OutputModeB = u8OutMode;
1135     }
1136     return u8RetErrorState;
1137 }
1138

```

void TMR1_vidClrCompareMatch_A_Flag (void)

```

1348 {S_TIFR->sBits.m_OCF1A = LBTY_RESET;}

```

void TMR1_vidClrCompareMatch_B_Flag (void)

```
1354 {S_TIFR->sBits.m_OCF1B = LBTY_RESET;}
```

void TMR1_vidClrInputCapture_Flag (void)

```
1342 {S_TIFR->sBits.m_ICF1 = LBTY_RESET;}
```

void TMR1_vidClrOverFlow_Flag (void)

```
1360 {S_TIFR->sBits.m_TOV1 = LBTY_RESET;}
```

void TMR1_vidCompareMatch_A_Disable (void)

```
1345 {S_TIMSK->sBits.m_OCIE1A = LBTY_RESET;}
```

void TMR1_vidCompareMatch_A_Enable (void)

```
1344 {S_TIMSK->sBits.m_OCIE1A = LBTY_SET;}
```

void TMR1_vidCompareMatch_B_Disable (void)

```
1351 {S_TIMSK->sBits.m_OCIE1B = LBTY_RESET;}
```

void TMR1_vidCompareMatch_B_Enable (void)

```
1350 {S_TIMSK->sBits.m_OCIE1B = LBTY_SET;}
```

void TMR1_vidDisable (void)

```
925 {
926     S_TMR1->m_TCCR1B.sBits.m_CS1 = TMR1_NoClockSource_Disable;
927 }
```

void TMR1_vidEnable (void)

```
916 {
917     S_TMR1->m_TCCR1B.sBits.m_CS1 = strTMR1_Config_GLB.m_TMR_Prescaler;
918     if(strTMR1_Config_GLB.m_TMR_Prescaler == TMR1_ExternalClock_FallingEdge ||
919        strTMR1_Config_GLB.m_TMR_Prescaler == TMR1_ExternalClock_RisinfEdge){
920         GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
921         GPIO_u8SetPinDirection(TMR_EXT1_PORT, TMR_EXT1_PIN, PIN_INPUT);
922     }
923 }
```

void TMR1_vidGetOverflowNum (u16* pu16Num)

```
1328 {
1329     *pu16Num = TMR1_u8OverflowNum_GLB;
1330 }
```

void TMR1_vidGetTicks (u32* pu32Tick)

```
1332 {
1333     *pu32Tick = (u32)TMR_u16MAX * TMR1_u8OverflowNum_GLB +
1334     S_TMR1->m_TCNT1.u16Reg;
1334 }
```

void TMR1_vidInit (void)

```
848 {
849
850     //S_SFIO->sBits.m_PSR10 = LBTY_SET;
851
852     // TMR1_u8SetMode(TMR1_MODE_INIT);
853     S_TMR1->m_TCCR1A.sBits.m_WGM10 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx0_MASK);
854     S_TMR1->m_TCCR1A.sBits.m_WGM11 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx1_MASK);
855     S_TMR1->m_TCCR1B.sBits.m_WGM12 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx2_MASK);
856     S_TMR1->m_TCCR1B.sBits.m_WGM13 = GET_BIT(strTMR1_Config_GLB.m_TMR_Mode,
TMRx_WGMx3_MASK);
857
858     // TMR1_u8SetOutputModeA(TMR1_COMPARE_OUTPUT_A_MODE);
859     // TMR1_u8SetOutputModeB(TMR1_COMPARE_OUTPUT_B_MODE);
860     S_TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1_Config_GLB.m_TMR_FOCA;
861     S_TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1_Config_GLB.m_TMR_FOCB;
```




```

862 S TMR1->m_TCCR1A.sBits.m_COM1A = strTMR1 Config GLB.m TMR OutputModeA;
863 S TMR1->m_TCCR1A.sBits.m_COM1B = strTMR1 Config GLB.m TMR OutputModeB;
864
865 if(strTMR1 Config GLB.m TMR OutputModeA != TMR1 COM Disconnected)
866     GPIO_u8SetPinDirection(TMR_OC1A_PORT, TMR_OC1A_PIN, PIN_OUTPUT);
867 if(strTMR1 Config GLB.m TMR OutputModeB != TMR1 COM Disconnected)
868     GPIO_u8SetPinDirection(TMR_OC1B_PORT, TMR_OC1B_PIN, PIN_OUTPUT);
869
870 //TMR1_vidEnable();
871 S TMR1->m_TCCR1B.sBits.m_CS1 = strTMR1 Config GLB.m TMR Prescaler;
872 if(strTMR1 Config GLB.m TMR Prescaler == TMR1 ExternalClock FallingEdge ||
873    strTMR1 Config GLB.m TMR Prescaler == TMR1 ExternalClock RisingEdge){
874     GPIO_u8SetPinDirection(TMR_EXT0_PORT, TMR_EXT0_PIN, PIN_INPUT);
875     GPIO_u8SetPinDirection(TMR_EXT1_PORT, TMR_EXT1_PIN, PIN_INPUT);
876 }
877 //TMR1_vidInitInputCapture();
878 S TMR1->m_TCCR1B.sBits.m_ICNC1 = strTMR1 Config GLB.m TMR InputNoise;
879 S TMR1->m_TCCR1B.sBits.m_ICES1 = strTMR1 Config GLB.m TMR InputEdge;
880 if(strTMR1 Config GLB.m TMR InputEdge != TMR1 Capture Off){
881     GPIO_u8SetPinDirection(TMR_ICP1_PORT, TMR_ICP1_PIN, PIN_INPUT);
882 }
883
884 #if defined(TMR1)
885 //TMR1_u8SetInputCapture(TMR1_INPUT_CAPTURE_INIT);
886 S TMR1->m_ICR1.ul6Reg = strTMR1 Config GLB.m TMR Input;
887 //TMR1_u8SetOutputCompare_A(TMR1_OUTPUT_COMPARE_A_INIT);
888 S TMR1->m_OCR1A.ul6Reg = strTMR1 Config GLB.m TMR CompareA;
889 //TMR1_u8SetOutputCompare_B(TMR1_OUTPUT_COMPARE_B_INIT);
890 S TMR1->m_OCR1B.ul6Reg = strTMR1 Config GLB.m TMR CompareB;
891 //TMR1_u8SetCounter(TMR1_COUNTER_INIT);
892 S TMR1->m_TCNT1.ul6Reg = strTMR1 Config GLB.m TMR Reload;
893 #elif defined(PWM1)
894 PWM_vidDisable_OC1x();
895 PWM_u8SetFreq_OC1x(strTMR1 Config GLB.m_TMR_Freq);
896
897 if(strTMR1 Config GLB.m TMR OutputModeA != TMR1 COM Disconnected)
898     PWM_u8SetDuty_OC1A(strTMR1 Config GLB.m_TMR_Duty_A);
899 if(strTMR1 Config GLB.m TMR OutputModeB != TMR1 COM Disconnected)
900     PWM_u8SetDuty_OC1B(strTMR1 Config GLB.m_TMR_Duty_B);
901
902 TMR1_Reload_Delay = TMRx_RELOAD_DELAY[strTMR1 Config GLB.m TMR Prescaler];
903 #endif
904
905 S TIMSK->sBits.m_TICIE1 = strTMR1 Config GLB.m TMR TICIE;
906 S TIMSK->sBits.m_OCIE1A = strTMR1 Config GLB.m TMR OCIEA;
907 S TIMSK->sBits.m_OCIE1B = strTMR1 Config GLB.m TMR OCIEB;
908 S TIMSK->sBits.m_TOIE1 = strTMR1 Config GLB.m TMR TOIE;
909
910 S TIFR->sBits.m_ICF1 = LBTY RESET;
911 S TIFR->sBits.m_OCF1A = LBTY RESET;
912 S TIFR->sBits.m_OCF1B = LBTY RESET;
913 S TIFR->sBits.m_TOV1 = LBTY RESET;
914 }

```

Here is the caller graph for this function:



void TMR1_vidInitInputCapture (void)

```

929 {
930     S TMR1->m_TCCR1B.sBits.m_ICNC1 = strTMR1 Config GLB.m TMR InputNoise;
931     S TMR1->m_TCCR1B.sBits.m_ICES1 = strTMR1 Config GLB.m TMR InputEdge;
932     if(strTMR1 Config GLB.m TMR InputEdge != TMR1 Capture Off){
933         GPIO_u8SetPinDirection(TMR_ICP1_PORT, TMR_ICP1_PIN, PIN_INPUT);
934     }
935 }

```

void TMR1_vidInputCapture_Disable (void)

```

1339 {S TIMSK->sBits.m_TICIE1 = LBTY RESET;}

```

void TMR1_vidInputCapture_Enable (void)

```
1338 {S_TIMSK->sBits.m_TICIE1 = LBTY_SET;}
```

void TMR1_vidOverFlow_Disable (void)

```
1357 {S_TIMSK->sBits.m_TOIE1 = LBTY_RESET;}
```

void TMR1_vidOverFlow_Enable (void)

```
1356 {S_TIMSK->sBits.m_TOIE1 = LBTY_SET;}
```

void TMR1_vidResetForceOutputCompareA (void)

```
941 {
942     S_TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1_Config_GLB.m_TMR_FOCA =
LBTY_RESET;
943 }
```

void TMR1_vidResetForceOutputCompareB (void)

```
949 {
950     S_TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1_Config_GLB.m_TMR_FOCB =
LBTY_RESET;
951 }
```

void TMR1_vidSetCallBack_CaptureEvent (void*)(void) pCallBack)

```
1362 {
1363     if(*pCallBack == LBTY_NULL) return;
1364     pFuncCallBack_TMR1_CaptureEven = pCallBack;
1365 }
```

void TMR1_vidSetCallBack_CompareMatch_A (void*)(void) pCallBack)

```
1366 {
1367     if(*pCallBack == LBTY_NULL) return;
1368     pFuncCallBack_TMR1_CompareMatch_A = pCallBack;
1369 }
```

void TMR1_vidSetCallBack_CompareMatch_B (void*)(void) pCallBack)

```
1370 {
1371     if(*pCallBack == LBTY_NULL) return;
1372     pFuncCallBack_TMR1_CompareMatch_B = pCallBack;
1373 }
```

void TMR1_vidSetCallBack_OverFlow (void*)(void) pCallBack)

```
1374 {
1375     if(*pCallBack == LBTY_NULL) return;
1376     pFuncCallBack_TMR1_OverFlow = pCallBack;
1377 }
```

void TMR1_vidSetCompareMatch_A_Flag (void)

```
1347 {S_TIFR->sBits.m_OCF1A = LBTY_SET;}
```

void TMR1_vidSetCompareMatch_B_Flag (void)

```
1353 {S_TIFR->sBits.m_OCF1B = LBTY_SET;}
```

void TMR1_vidSetConfig (TMR1_tstrConfig const *const pstrConfig)

```
812 {
813     if(pstrConfig != LBTY_NULL){
814         strTMR1_Config_GLB = *pstrConfig;
815     }
816     TMR1_vidInit();
817 }
```

Here is the call graph for this function:



void TMR1_vidSetForceOutputCompareA (void)

```
937 {
```

```

938     S TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1 Config GLB.m TMR FOCA = LBTY SET;
939 }

```

void TMR1_vidSetForceOutputCompareB (void)

```

945     {
946         S TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1 Config GLB.m TMR FOCB = LBTY SET;
947     }

```

void TMR1_vidSetInputCapture_Flag (void)

```

1341 {S TIFR->sBits.m_ICF1 = LBTY SET;}

```

void TMR1_vidSetOverFlow_Flag (void)

```

1359 {S TIFR->sBits.m_TOV1 = LBTY SET;}

```

void TMR1_vidSetOverflowNum (u16 u16Num)

```

1325     {
1326         TMR1 u8OverflowNum GLB = u16Num;
1327     }

```

LCTY_INLINE void TMR1_vidSetWaveGenerationMode (TMR1_tenuWaveGenerationMode u8Mode)

```

953     {
954         S TMR1->m_TCCR1A.sBits.m_WGM10 = GET_BIT(u8Mode, TMRx WGMx0 MASK);
955         S TMR1->m_TCCR1A.sBits.m_WGM11 = GET_BIT(u8Mode, TMRx WGMx1 MASK);
956         S TMR1->m_TCCR1B.sBits.m_WGM12 = GET_BIT(u8Mode, TMRx WGMx2 MASK);
957         S TMR1->m_TCCR1B.sBits.m_WGM13 = GET_BIT(u8Mode, TMRx WGMx3 MASK);
958         strTMR1 Config GLB.m TMR Mode = u8Mode;
959     }

```

Here is the caller graph for this function:




void TMR1_vidSRestConfig (TMR1_tstrConfig *const pstrConfig)

```

819     {
820     #if defined(PWM1)
821         strTMR1 Config GLB.m TMR_Freq = PWM1_FREQ_INIT;
822         strTMR1 Config GLB.m TMR_Duty_A = PWM1A_DUTY_INIT;
823         strTMR1 Config GLB.m TMR_Duty_B = PWM1B_DUTY_INIT;
824     #endif
825         strTMR1 Config GLB.m TMR Reload = TMR1_COUNTER_INIT;
826         strTMR1 Config GLB.m TMR Input = TMR1_INPUT_CAPTURE_INIT;
827         strTMR1 Config GLB.m TMR CompareA = TMR1_OUTPUT_COMPARE_A_INIT;
828         strTMR1 Config GLB.m TMR CompareB = TMR1_OUTPUT_COMPARE_B_INIT;
829         strTMR1 Config GLB.m TMR Prescaler = TMR1_CLOCK_SOURCE;
830         strTMR1 Config GLB.m TMR Mode = TMR1_MODE_INIT;
831         strTMR1 Config GLB.m TMR OutputModeA = TMR1_COMPARE_OUTPUT_A_MODE;
832         strTMR1 Config GLB.m TMR OutputModeB = TMR1_COMPARE_OUTPUT_B_MODE;
833         strTMR1 Config GLB.m TMR FOCA = LBTY RESET;
834         strTMR1 Config GLB.m TMR FOCB = LBTY RESET;
835         strTMR1 Config GLB.m TMR TICIE = TMR1_INPUT_CAPTURE_INTERRUPT_STATE;
836         strTMR1 Config GLB.m TMR OCIEA =
TMR1_COMPARE_A_MATCH_INTERRUPT_STATE;
837         strTMR1 Config GLB.m TMR OCIEB =
TMR1_COMPARE_B_MATCH_INTERRUPT_STATE;
838         strTMR1 Config GLB.m TMR TOIE = TMR1_OVERFLOW_INTERRUPT_STATE;
839         strTMR1 Config GLB.m TMR InputNoise = TMR1_INPUT_CAPTURE_NOISE_CANCELER;
840         strTMR1 Config GLB.m TMR InputEdge = TMR1_INPUT_CAPTURE_EDGE_SELECT;
841
842         if(pstrConfig != LBTY NULL){
843             *pstrConfig = strTMR1 Config GLB;
844         }
845         TMR1_vidInit();
846     }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8Async (TMR2_tenuInputCaptureEdgeSelect u8Async)

```

554 {
555     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
556
557     switch(u8Async) {
558         case TMR2_IO_Clock:
559         case TMR2_TOSC_Clock:
560             S_TIMSK->sBits.m_OCIE2 = LBTY_RESET;
561             S_TIMSK->sBits.m_TOIE2 = LBTY_RESET;
562             S_TMR2->m_ASSR.sBits.m_AS2 = strTMR2_Config_GLB.m_TMR_AsyClock =
u8Async;
563             if(u8Async == TMR2_TOSC_Clock) {
564                 GPIO_u8SetPinDirection(TMR_OSC1_PORT, TMR_OSC1_PIN, PIN_INPUT);
565                 GPIO_u8SetPinDirection(TMR_OSC2_PORT, TMR_OSC2_PIN, PIN_INPUT);
566             }
567             break;
568         default:
569             u8RetErrorState = LBTY_WRITE_ERROR;
570             break;
571     }
572
573     return u8RetErrorState;
574 }

```

LBTY_tenuErrorStatus TMR2_u8GetCounter (u8 * pu8Reload)

```

680 {
681     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
682     if(pu8Reload != LBTY_NULL) {
683         *pu8Reload = S_TMR2->m_TCNT2;
684     }else{
685         u8RetErrorState = LBTY_NULL_POINTER;
686     }
687     return u8RetErrorState;
688 }

```

LBTY_tenuErrorStatus TMR2_u8GetOutputCompare (u8 * pu8Reload)

```

670 {
671     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
672     if(pu8Reload != LBTY_NULL) {
673         *pu8Reload = S_TMR2->m_OCR2;
674     }else{
675         u8RetErrorState = LBTY_NULL_POINTER;
676     }
677     return u8RetErrorState;
678 }

```

LBTY_tenuErrorStatus TMR2_u8SetCounter (u8 u8Reload)

```

659 {
660     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
661     if(u8Reload <= LBTY_u8MAX) {
662         TMR2_vidTimerUpdateBusy();
663         S_TMR2->m_TCNT2 = strTMR2_Config_GLB.m_TMR_Reload = u8Reload;
664     }else{
665         u8RetErrorState = LBTY_WRITE_ERROR;
666     }
667     return u8RetErrorState;
668 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8SetMode (TMRx_u8_tenuWaveGenerationMode u8Mode)

```

576 {
577     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
578     TMR2_vidControlUpdateBusy();
579     switch(u8Mode) {
580         case TMRx_u8_Normal_Mode:

```

```

581         S TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx u8 Normal Mode,
TMRx WGMx0 MASK);
582         S TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx u8 Normal Mode,
TMRx WGMx1 MASK);
583         break;
584         case TMRx u8 PWM PhaseCorrect Mode:
585             S TMR2->m_TCCR2.sBits.m_WGMx0 =
GET_BIT(TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx0 MASK);
586             S TMR2->m_TCCR2.sBits.m_WGMx1 =
GET_BIT(TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx1 MASK);
587             break;
588         case TMRx u8 CTC Mode Mode:
589             S TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx u8 CTC Mode Mode,
TMRx WGMx0 MASK);
590             S TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx u8 CTC Mode Mode,
TMRx WGMx1 MASK);
591             break;
592         case TMRx u8 PWM Fase Mode:
593             S TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx0 MASK);
594             S TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx1 MASK);
595             break;
596         default:
597             u8RetErrorState = LBTY_WRITE_ERROR;
598             break;
599     }
600     if(u8RetErrorState == LBTY_OK){
601         strTMR2_Config_GLB.m_TMR_Mode = u8Mode;
602     }
603     return u8RetErrorState;
604 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8SetOutputCompare (u8 u8Reload)

```

648 {
649     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
650     if(u8Reload <= LBTY_u8MAX){
651         TMR2_vidCompareUpdateBusy();
652         S TMR2->m_OCR2 = strTMR2_Config_GLB.m_TMR_Compare = u8Reload;
653     }else{
654         u8RetErrorState = LBTY_WRITE_ERROR;
655     }
656     return u8RetErrorState;
657 }

```

Here is the call graph for this function:



LBTY_tenuErrorStatus TMR2_u8SetOutputMode (TMRx_u8_tenuCompareOutputMode u8OutMode)

```

606 {
607     LBTY_tenuErrorStatus u8RetErrorState = LBTY_OK;
608     TMRx_u8_tenuWaveGenerationMode u8Mode =
(S TMR2->m_TCCR2.sBits.m_WGMx0 << TMRx_WGMx0_MASK) |
(S TMR2->m_TCCR2.sBits.m_WGMx1 << TMRx_WGMx1_MASK);
610     TMR2_vidControlUpdateBusy();
611     switch(u8Mode){
612         case TMRx_u8 Normal Mode:
613         case TMRx_u8 CTC Mode Mode:
614             switch(u8OutMode){
615                 case TMRx_u8 COM Disconnected:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Disconnected; break;
616                 case TMRx_u8 COM Toggle on Match:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Toggle on Match; break;
617                 case TMRx_u8 COM Clear on Match:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Clear on Match; break;
618                 case TMRx_u8 COM Set on Match:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx_u8 COM Set on Match; break;

```

```

619         default:      u8RetErrorState = LBTY\_WRITE\_ERROR;      break;
620     }
621     break;
622     case TMRx u8 PWM PhaseCorrect Mode:
623         switch(u8OutMode) {
624             case
625             TMRx u8 PhasePWM Clear on Match:S TMR2->m\_TCCR2.sBits.m\_COMx =
TMRx u8 PhasePWM Clear on Match;      break;
626             case TMRx u8 PhasePWM Set on Match:
627             S TMR2->m\_TCCR2.sBits.m\_COMx = TMRx u8 PhasePWM Set on Match;      break;
628             default:      u8RetErrorState = LBTY\_WRITE\_ERROR;      break;
629         }
630     break;
631     case TMRx u8 PWM Fase Mode:
632         switch(u8OutMode) {
633             case
634             TMRx u8 FastPWM Clear on Match:S TMR2->m\_TCCR2.sBits.m\_COMx =
TMRx u8 FastPWM Clear on Match;      break;
635             case TMRx u8 FastPWM Set on Match:
636             S TMR2->m\_TCCR2.sBits.m\_COMx = TMRx u8 FastPWM Set on Match;      break;
637             default:      u8RetErrorState = LBTY\_WRITE\_ERROR;      break;
638         }
639     break;
640     default:
641         u8RetErrorState = LBTY\_WRITE\_ERROR;
642     break;
643 }
644 if(u8RetErrorState == LBTY\_OK){
645     if(u8OutMode != TMRx u8 COM Disconnected)
646         GPIO_u8SetPinDirection(TMR\_OC2\_PORT, TMR\_OC2\_PIN, PIN_OUTPUT);
647     strTMR2 Config GLB.m TMR OutputMode = u8OutMode;
648 }
649 return u8RetErrorState;
650 }

```

Here is the call graph for this function:



void TMR2_vidClrCompareMatch_Flag (void)

```

769 {S TIFR->sBits.m\_OCF2 = LBTY\_RESET; }

```

void TMR2_vidClrOverFlow_Flag (void)

```

775 {S TIFR->sBits.m\_TOV2 = LBTY\_RESET; }

```

void TMR2_vidCompareMatch_Disable (void)

```

766 {S TIMSK->sBits.m\_OCIE2 = LBTY\_RESET; }

```

void TMR2_vidCompareMatch_Enable (void)

```

765 {S TIMSK->sBits.m\_OCIE2 = LBTY\_SET; }

```


[LCTY_INLINE](#) void TMR2_vidCompareUpdateBusy (void)

```

454 {while(S TMR2->m\_ASSR.sBits.m\_OCR2UB); }

```

Here is the caller graph for this function:




[LCTY_INLINE](#) void TMR2_vidControlUpdateBusy (void)

```

451 {while(S TMR2->m\_ASSR.sBits.m\_TCR2UB); }

```

Here is the caller graph for this function:



void TMR2_vidDisable (void)

```

541     {
542         TMR2\_vidControlUpdateBusy\(\);
543         S TMR2->m\_TCCR2.sBits.m\_CSx = TMR2\_NoClockSource\_Disable;
544     }

```

Here is the call graph for this function:



void TMR2_vidEnable (void)

```

536     {
537         TMR2\_vidControlUpdateBusy\(\);
538         S TMR2->m\_TCCR2.sBits.m\_CSx = strTMR2\_Config\_GLB.m\_TMR\_Prescaler;
539     }

```

Here is the call graph for this function:



void TMR2_vidGetCompareNum ([u16](#) * pu16Num)

```

748     {
749         *pu16Num = TMR2\_u8CompareNum\_GLB;
750     }

```

void TMR2_vidGetOverflowNum ([u16](#) * pu16Num)

```

755     {
756         *pu16Num = TMR2\_u8OverflowNum\_GLB;
757     }

```

void TMR2_vidGetTicks ([u32](#) * pu32Tick)

```

759     {
760         *pu32Tick = (u32)TMR\_u8MAX * TMR2\_u8OverflowNum\_GLB + S TMR2->m\_TCNT2;
761     }

```

void TMR2_vidInit (void)

```

487     {
488         //S\_SFIO->sBits.m\_PSR2 = LBTY\_SET;
489
490         // TMR2\_vidAsync\(TMR2\_ASYNCHRONOUS\_CLOCK\);
491         S TIMSK->sBits.m\_OCIE2 = LBTY\_RESET;
492         S TIMSK->sBits.m\_TOIE2 = LBTY\_RESET;
493         S TMR2->m\_ASSR.sBits.m\_AS2 = strTMR2\_Config\_GLB.m\_TMR\_AsyClock;
494
495         if\(strTMR2\_Config\_GLB.m\_TMR\_AsyClock == TMR2\_TOSC\_Clock\) {
496             GPIO\_u8SetPinDirection\(TMR\_OSC1\_PORT, TMR\_OSC1\_PIN, PIN\_INPUT\);
497             GPIO\_u8SetPinDirection\(TMR\_OSC2\_PORT, TMR\_OSC2\_PIN, PIN\_INPUT\);
498         }


```

```


499
500 //TMR2_vidEnable();
501 TMR2_vidControlUpdateBusy();
502 S_TMR2->m_TCCR2.sBits.m_CSx = strTMR2_Config_GLB.m_TMR_Prescaler;
503 //TMR2_u8SetMode(TMR2_MODE_INIT);
504 TMR2_vidControlUpdateBusy();
505 S_TMR2->m_TCCR2.sBits.m_WGMx0 = GET_BIT(strTMR2_Config_GLB.m_TMR_Mode,
TMRx_WGMx0_MASK);
506 S_TMR2->m_TCCR2.sBits.m_WGMx1 = GET_BIT(strTMR2_Config_GLB.m_TMR_Mode,
TMRx_WGMx1_MASK);
507 //TMR2_u8SetOutputMode(TMR2_COMPARE_OUTPUT_MODE);
508 TMR2_vidControlUpdateBusy();
509 S_TMR2->m_TCCR2.sBits.m_COMx = strTMR2_Config_GLB.m_TMR_OutputMode;
510 if(S_TMR2->m_TCCR2.sBits.m_COMx != TMRx_u8_COM_Disconnected)
511     GPIO_u8SetPinDirection(TMR_OC2_PORT, TMR_OC2_PIN, PIN_OUTPUT);
512 //TMR2_vidSetForceOutputCompare();
513 S_TMR2->m_TCCR2.sBits.m_FOCx = strTMR2_Config_GLB.m_TMR_FOC;
514
515 #if defined(TMR2)
516 //TMR2_u8SetOutputCompare(TMR2_OUTPUT_COMPARE_INIT);
517 TMR2_vidCompareUpdateBusy();
518 S_TMR2->m_OCR2 = strTMR2_Config_GLB.m_TMR_Compare;
519 //TMR2_u8SetCounter(TMR2_COUNTER_INIT);
520 TMR2_vidTimerUpdateBusy();
521 S_TMR2->m_TCNT2 = strTMR2_Config_GLB.m_TMR_Reload;
522 #elif defined(PWM2)
523 PWM_vidDisable_OC2();
524 PWM_u8SetFreq_OC2(strTMR2_Config_GLB.m_TMR_Freq);
525 PWM_u8SetDuty_OC2(strTMR2_Config_GLB.m_TMR_Duty);
526 TMR2_Reload_Delay = TMRx_RELOAD_DELAY[strTMR2_Config_GLB.m_TMR_Prescaler];
527 #endif
528
529 S_TIMSK->sBits.m_OCIE2 = strTMR2_Config_GLB.m_TMR_OCIE;
530 S_TIMSK->sBits.m_TOIE2 = strTMR2_Config_GLB.m_TMR_OVIE;
531
532 S_TIFR->sBits.m_OCF2 = LBTY_RESET;
533 S_TIFR->sBits.m_TOV2 = LBTY_RESET;
534 }

```

Here is the call graph for this function:



Here is the caller graph for this function:



void TMR2_vidOverFlow_Disable (void)

```

772 {S_TIMSK->sBits.m_TOIE2 = LBTY_RESET;}

```

void TMR2_vidOverFlow_Enable (void)

```

771 {S_TIMSK->sBits.m_TOIE2 = LBTY_SET;}

```

void TMR2_vidResetForceOutputCompare (void)

```

550 {
551     S_TMR2->m_TCCR2.sBits.m_FOCx = strTMR2_Config_GLB.m_TMR_FOC = LBTY_RESET;
552 }

```

void TMR2_vidSetCallBack_CompareMatch (void*)(void) pCallBack)

```

777 {

```



```

778     pFuncCallBack TMR2 CompareMatch = pCallBack;
779 }

```

void TMR2_vidSetCallBack_OverFlow (void*)(void) pCallBack)

```

780
781     pFuncCallBack TMR2 OverFlow = pCallBack;
782 }

```

void TMR2_vidSetCompareMatch_Flag (void)

```

768 {S TIFR->sBits.m_OCF2 = LBTY SET;}

```

void TMR2_vidSetCompareNum (u16 u16Num)

```

745
746     TMR2 u8CompareNum GLB = u16Num;
747 }

```


void TMR2_vidSetConfig (TMR2_tstrConfig const *const pstrConfig)

```

459
460     if(pstrConfig != LBTY NULL){
461         strTMR2 Config GLB = *pstrConfig;
462     }
463     TMR2_vidInit();
464 }

```

Here is the call graph for this function:



void TMR2_vidSetForceOutputCompare (void)

```

546
547     S TMR2->m_TCCR2.sBits.m_FOCx = strTMR2 Config GLB.m TMR FOC = LBTY SET;
548 }

```

void TMR2_vidSetOverFlow_Flag (void)

```

774 {S TIFR->sBits.m_TOV2 = LBTY SET;}

```

void TMR2_vidSetOverflowNum (u16 u16Num)

```

752
753     TMR2 u8OverflewNum GLB = u16Num;
754 }

```

void TMR2_vidSRestConfig (TMR2_tstrConfig *const pstrConfig)

```

466
467 #if defined(PWM2)
468     strTMR2 Config GLB.m_TMR_Freq = PWM2_FREQ_INIT;
469     strTMR2 Config GLB.m_TMR_Duty = PWM2_DUTY_INIT;
470 #endif
471     strTMR2 Config GLB.m_TMR_Reload = TMR2_COUNTER_INIT;
472     strTMR2 Config GLB.m_TMR_Compare = TMR2_OUTPUT_COMPARE_INIT;
473     strTMR2 Config GLB.m_TMR_Prescaler = TMR2_CLOCK_SOURCE;
474     strTMR2 Config GLB.m_TMR_Mode = TMR2_MODE_INIT;
475     strTMR2 Config GLB.m_TMR_OutputMode = TMR2_COMPARE_OUTPUT_MODE;
476     strTMR2 Config GLB.m_TMR_FOC = LBTY_RESET;
477     strTMR2 Config GLB.m_TMR_OVIE = TMR2_OVERFLOW_INTERRUPT_INIT_STATE;
478     strTMR2 Config GLB.m_TMR_OCIE =
TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE;
479     strTMR2 Config GLB.m_TMR_AsyncClock = TMR2_ASYNCHRONOUS_CLOCK;
480
481     if(pstrConfig != LBTY NULL){
482         *pstrConfig = strTMR2 Config GLB;
483     }


```

```

484     TMR2_vidInit();
485 }

```

Here is the call graph for this function:




LCTY_INLINE void TMR2_vidTimerUpdateBusy (void)

```

457 {while(S_TMR2->m_ASSR.sBits.m_TC2UB);}

```

Here is the caller graph for this function:



Variable Documentation

void(* pFuncCallback_TMR0_CompareMatch) (void) (void) =
INTP_vidCallBack[static]

void(* pFuncCallback_TMR0_OverFlow) (void) (void) = INTP_vidCallBack[static]

void(* pFuncCallback_TMR1_CaptureEven) (void) (void) = INTP_vidCallBack[static]

void(* pFuncCallback_TMR1_CompareMatch_A) (void) (void) =
INTP_vidCallBack[static]

void(* pFuncCallback_TMR1_CompareMatch_B) (void) (void) =
INTP_vidCallBack[static]

void(* pFuncCallback_TMR1_OverFlow) (void) (void) = INTP_vidCallBack[static]

void(* pFuncCallback_TMR2_CompareMatch) (void) (void) =
INTP_vidCallBack[static]

void(* pFuncCallback_TMR2_OverFlow) (void) (void) = INTP_vidCallBack[static]

volatile **TMR0_tstrConfig** strTMR0_Config_GLB[static]

```

Initial value:= {

```

```

    .m_TMR_Reload      = TMR0_COUNTER_INIT,
    .m_TMR_Compare     = TMR0_OUTPUT_COMPARE_INIT,
    .m_TMR_Prescaler   = TMR0_CLOCK_SOURCE,
    .m_TMR_Mode        = TMR0_MODE_INIT,
    .m_TMR_OutputMode  = TMR0_COMPARE_OUTPUT_MODE,
    .m_TMR_FOC         = LBTY_RESET,

```

```

.m_TMR_OVIE      = TMR0_OVERFLOW_INTERRUPT_INIT_STATE,
.m_TMR_OCIE      = TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE
}

```

volatile [TMR1_tstrConfig](#) strTMR1_Config_GLB[static]

```

Initial value:={

.m_TMR_Reload      = TMR1_COUNTER_INIT,
.m_TMR_Input       = TMR1_INPUT_CAPTURE_INIT,
.m_TMR_CompareA    = TMR1_OUTPUT_COMPARE_A_INIT,
.m_TMR_CompareB    = TMR1_OUTPUT_COMPARE_B_INIT,
.m_TMR_Prescaler   = TMR1_CLOCK_SOURCE,
.m_TMR_Mode        = TMR1_MODE_INIT,
.m_TMR_OutputModeA = TMR1_COMPARE_OUTPUT_A_MODE,
.m_TMR_OutputModeB = TMR1_COMPARE_OUTPUT_B_MODE,
.m_TMR_FOCA        = LBTY RESET,
.m_TMR_FOCB        = LBTY RESET,
.m_TMR_TICIE       = TMR1_INPUT_CAPTURE_INTERRUPT_STATE,
.m_TMR_OCIEA       = TMR1_COMPARE_A_MATCH_INTERRUPT_STATE,
.m_TMR_OCIEB       = TMR1_COMPARE_B_MATCH_INTERRUPT_STATE,
.m_TMR_TOIE        = TMR1_OVERFLOW_INTERRUPT_STATE,
.m_TMR_InputNoise  = TMR1_INPUT_CAPTURE_NOISE_CANCELER,
.m_TMR_InputEdge   = TMR1_INPUT_CAPTURE_EDGE_SELECT,
}

```

volatile [TMR2_tstrConfig](#) strTMR2_Config_GLB[static]

```

Initial value:= {

.m_TMR_Reload      = TMR2_COUNTER_INIT,
.m_TMR_Compare     = TMR2_OUTPUT_COMPARE_INIT,
.m_TMR_Prescaler   = TMR2_CLOCK_SOURCE,
.m_TMR_Mode        = TMR2_MODE_INIT,
.m_TMR_OutputMode  = TMR2_COMPARE_OUTPUT_MODE,
.m_TMR_FOC         = LBTY RESET,
.m_TMR_OVIE        = TMR2_OVERFLOW_INTERRUPT_INIT_STATE,
.m_TMR_OCIE        = TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE,
.m_TMR_AsyClock    = TMR2_ASYNCHRONOUS_CLOCK
}

```

volatile [u16](#) TMR0_u8CompareNum_GLB = [LBTY_u8ZERO](#) [static]

volatile [u16](#) TMR0_u8OverflewNum_GLB = [LBTY_u8ZERO](#) [static]

volatile [u16](#) TMR1_u8OverflewNum_GLB = [LBTY_u8ZERO](#) [static]


volatile [u16](#) TMR2_u8CompareNum_GLB = [LBTY_u8ZERO](#) [static]

volatile [u16](#) TMR2_u8OverflewNum_GLB = [LBTY_u8ZERO](#) [static]

const [u8](#) TMRx_RELOAD_DELAY[] = {0, 47, 6, 1, 1, 1, 0, 0}

TMR_priv.h File Reference

This graph shows which files directly or indirectly include this file:



Data Structures

union [ASSR_type](#): Type define of Union bit field "Asynchronous Status Register"

union [TCCRx_type](#): Type define of Union bit field "Timer/Counter Control Register"

struct [GPTMR2_type](#): General Purpose Input Output Registers

struct [GPTMR0_type](#): General Purpose Input Output Registers

union [TCCR1B_type](#): Type define of Union bit field "Timer/Counter Control Register B"

union [TCCR1A_type](#): Type define of Union bit field "Timer/Counter Control Register A"

union [BYTE_type](#): Type define of Union bit field of Single Byte "byte bits exchange"

union [Word_type](#): Type define of Union bit field of Half Word "bits exchange"

struct [GPTMR1_type](#): General Purpose Input Output Registers

union [SFIOR_type](#): Type define of Union bit field "Special Function I/O Register"

union [TIFR_type](#): Type define of Union bit field "Timer/Counter Interrupt Flag Register Reg"

union [TIMSK_type](#): Type define of Union bit field "Timer/Counter Control Register"

Macros

- `#define S_TMR2 ((GPTMR2_type* const)0x42U)`
- `#define ASSR (*(volatile u8* const)0x42U)`
- `#define OCR2 (*(volatile u8* const)0x43U)`
- `#define TCNT2 (*(volatile u8* const)0x44U)`
- `#define TCCR2 (*(volatile u8* const)0x45U)`
- `#define S_TMR1 ((GPTMR1_type* const)0x46U)`
- `#define ICR1L (*(volatile u8* const)0x46U)`
- `#define ICR1H (*(volatile u8* const)0x47U)`
- `#define OCR1BL (*(volatile u8* const)0x48U)`
- `#define OCR1BH (*(volatile u8* const)0x49U)`
- `#define OCR1AL (*(volatile u8* const)0x4AU)`

- #define [OCR1AH](#) (*(volatile [u8](#)* const)0x4BU)
 - #define [TCNT1L](#) (*(volatile [u8](#)* const)0x4CU)
 - #define [TCNT1H](#) (*(volatile [u8](#)* const)0x4DU)
 - #define [TCCR1B](#) (*(volatile [u8](#)* const)0x4EU)
 - #define [TCCR1A](#) (*(volatile [u8](#)* const)0x4FU)
 - #define [S_SFIOR](#) (([SFIOR_type](#)* const)0x50U)
 - #define [SFIOR](#) (*(volatile [u8](#)* const)0x50U)
 - #define [S_TMR0](#) (([GPTMR0_type](#)* const)0x52U)
 - #define [TCNT0](#) (*(volatile [u8](#)* const)0x52U)
 - #define [TCCR0](#) (*(volatile [u8](#)* const)0x53U)
 - #define [OCR0](#) (*(volatile [u8](#)* const)0x5CU)
 - #define [S_TIFR](#) (([TIFR_type](#)* const)0x58U)
 - #define [TIFR](#) (*(volatile [u8](#)* const)0x58U)
 - #define [S_TIMSK](#) (([TIMSK_type](#)* const)0x59U)
 - #define [TIMSK](#) (*(volatile [u8](#)* const)0x59U)
 - #define [TMRx_WGMx0_MASK](#) 0x0u
 - #define [TMRx_WGMx1_MASK](#) 0x1u
 - #define [TMRx_WGMx2_MASK](#) 0x2u
 - #define [TMRx_WGMx3_MASK](#) 0x3u
 - #define [TMR_EXT0_PORT](#) B
 - #define [TMR_EXT0_PIN](#) GPIO_TMR_EXT0_IN
 - #define [TMR_EXT1_PORT](#) B
 - #define [TMR_EXT1_PIN](#) GPIO_TMR_EXT1_IN
 - #define [TMR_OC0_PORT](#) B
 - #define [TMR_OC0_PIN](#) GPIO_TMR_OC0
 - #define [TMR_OC2_PORT](#) D
 - #define [TMR_OC2_PIN](#) GPIO_TMR_OC2
 - #define [TMR_OSC1_PORT](#) C
 - #define [TMR_OSC1_PIN](#) GPIO_TMR_OSC1
 - #define [TMR_OSC2_PORT](#) C
 - #define [TMR_OSC2_PIN](#) GPIO_TMR_OSC2
 - #define [TMR_ICP1_PORT](#) D
 - #define [TMR_ICP1_PIN](#) GPIO_TMR_ICP1
 - #define [TMR_OC1A_PORT](#) D
 - #define [TMR_OC1A_PIN](#) GPIO_TMR_OC1A
 - #define [TMR_OC1B_PORT](#) D
 - #define [TMR_OC1B_PIN](#) GPIO_TMR_OC1B
 - #define [TMR_u8MAX](#) (0x00FF + 1u)
 - #define [TMR_u9MAX](#) (0x01FF + 1u)
 - #define [TMR_u10MAX](#) (0x03FF + 1u)
 - #define [TMR_u16MAX](#) (0xFFFF + 1u)
-

Macro Definition Documentation

#define ASSR (*(volatile [u8](#)* const)0x42U)

#define ICR1H (*(volatile [u8](#)* const)0x47U)

#define ICR1L (*(volatile [u8](#)* const)0x46U)

#define OCR0 (*(volatile [u8](#)* const)0x5CU)

#define OCR1AH (*(volatile [u8](#)* const)0x4BU)

#define OCR1AL (*(volatile [u8](#)* const)0x4AU)

#define OCR1BH (*(volatile [u8](#)* const)0x49U)

#define OCR1BL (*(volatile [u8](#)* const)0x48U)

#define OCR2 (*(volatile [u8](#)* const)0x43U)

#define S_SFIOR (([SFIO](#) [type](#)* const)0x50U)
Special Function I/O Register

#define S_TIFR (([TIFR](#) [type](#)* const)0x58U)
Timer/Counter Interrupt Flag Register

#define S_TIMSK (([TIMSK](#) [type](#)* const)0x59U)
Timer/Counter Interrupt Mask Register

#define S_TMR0 (([GPTMR0](#) [type](#)* const)0x52U)
Timer/Counter 0 Register

#define S_TMR1 (([GPTMR1](#) [type](#)* const)0x46U)
Timer/Counter 1 Register

#define S_TMR2 (([GPTMR2](#) [type](#)* const)0x42U)
Timer/Counter 0 Register

```

#define SFIOR (*(volatile u8* const)0x50U)

#define TCCR0 (*(volatile u8* const)0x53U)

#define TCCR1A (*(volatile u8* const)0x4FU)

#define TCCR1B (*(volatile u8* const)0x4EU)

#define TCCR2 (*(volatile u8* const)0x45U)

#define TCNT0 (*(volatile u8* const)0x52U)

#define TCNT1H (*(volatile u8* const)0x4DU)

#define TCNT1L (*(volatile u8* const)0x4CU)

#define TCNT2 (*(volatile u8* const)0x44U)

#define TIFR (*(volatile u8* const)0x58U)

#define TIMSK (*(volatile u8* const)0x59U)

#define TMR_EXT0_PIN GPIO_TMR_EXT0_IN

#define TMR_EXT0_PORT B

#define TMR_EXT1_PIN GPIO_TMR_EXT1_IN

#define TMR_EXT1_PORT B

#define TMR_ICP1_PIN GPIO_TMR_ICP1

#define TMR_ICP1_PORT D

#define TMR_OC0_PIN GPIO_TMR_OC0

#define TMR_OC0_PORT B

#define TMR_OC1A_PIN GPIO_TMR_OC1A

#define TMR_OC1A_PORT D

#define TMR_OC1B_PIN GPIO_TMR_OC1B

#define TMR_OC1B_PORT D

#define TMR_OC2_PIN GPIO_TMR_OC2

#define TMR_OC2_PORT D

#define TMR_OSC1_PIN GPIO_TMR_OSC1

```

```
#define TMR_OSC1_PORT C

#define TMR_OSC2_PIN GPIO_TMR_OSC2

#define TMR_OSC2_PORT C

#define TMR_u10MAX (0x03FF + 1u)

#define TMR_u16MAX (0xFFFF + 1u)

#define TMR_u8MAX (0x00FF + 1u)

#define TMR_u9MAX (0x01FF + 1u)

#define TMRx_WGMx0_MASK 0x0u

#define TMRx_WGMx1_MASK 0x1u

#define TMRx_WGMx2_MASK 0x2u

#define TMRx_WGMx3_MASK 0x3u
```


TMR_priv.h

```
Go to the documentation of this file.1 /*
*****
2 /* ***** FILE DEFINITION SECTION ***** */
3 /* ***** */
4 /* File Name      : TMR_priv.h */
5 /* Author         : MAAM */
6 /* Version        : v01.2 */
7 /* date           : Apr 5, 2023 */
8 /* ***** */
9 /* ***** HEADER FILES INCLUDES ***** */
10 /* ***** */
11
12 #ifndef TMR_PRIV_H_
13 #define TMR_PRIV_H_
14
15 /* ***** */
16 /* ***** TYPE_DEF/STRUCT/ENUM SECTION ***** */
17 /* ***** */
18
19 typedef union{
20     u8 u_Reg;
21     struct {
22         I u8 m TCR2UB : 1;
23         I u8 m OCR2UB : 1;
24         I u8 m TCN2UB : 1;
25         IO u8 m AS2 : 1;
26         IO u8 : 4;
27     }sBits;
28 }ASSR type;
29
30 /* ***** */
31
32 typedef union{
33     u8 u_Reg;
34     struct {
35         IO u8 m CSx : 3;
36         IO u8 m WGMx1 : 1;
37         IO u8 m COMx : 2;
38         IO u8 m WGMx0 : 1;
39         IO u8 m FOCx : 1;
40     }sBits;
41 }TCCRx type;
42
43 /* ***** */
44
45 typedef struct{
46     IO ASSR type m ASSR;
47     IO u8 m OCR2;
48     IO u8 m TCNT2;
49     IO TCCRx type m TCCR2;
50 }GPTMR2 type;
51
52 /* ***** */
53
54 typedef struct{
55     IO u8 m TCNT0;
56     IO TCCRx type m TCCR0;
57     I u8 REVERSE[8];
58     IO u8 m OCR0;
59 }GPTMR0 type;
60
61 /* ***** */
62
63 typedef union{
64     u8 u_Reg;
65     struct {
66         IO u8 m CS1 : 3;
67         IO u8 m WGM12 : 1;
68         IO u8 m WGM13 : 1;
69         IO u8 : 1;
70         IO u8 m ICES1 : 1;
71         IO u8 m ICNC1 : 1;
72     }sBits;
73 }
```

```

83 }TCCR1B type;
84
85 /*****
86
87 typedef union{
88     u8 u_Reg;
89     struct {
90         IO u8 m WGM10: 1;
91         IO u8 m WGM11: 1;
92         IO u8 m FOC1B: 1;
93         IO u8 m FOC1A: 1;
94         IO u8 m COM1B: 2;
95         IO u8 m COM1A: 2;
96     }sBits;
97 }TCCR1A type;
98
99 /*****
100
101 typedef union{
102     u8 u_Reg;
103     struct {
104         IO u8 m B0 : 1;
105         IO u8 m B1 : 1;
106         IO u8 m B2 : 1;
107         IO u8 m B3 : 1;
108         IO u8 m B4 : 1;
109         IO u8 m B5 : 1;
110         IO u8 m B6 : 1;
111         IO u8 m B7 : 1;
112     }sBits;
113 }BYTE type; // byte bit exchange
114
115 /*****
116
117 typedef union{
118     u16 u16Reg;
119     struct {
120         BYTE type m u8Low;
121         BYTE type m u8High;
122     }sBytes;
123     struct {
124         IO u8 m B0 : 1;
125         IO u8 m B1 : 1;
126         IO u8 m B2 : 1;
127         IO u8 m B3 : 1;
128         IO u8 m B4 : 1;
129         IO u8 m B5 : 1;
130         IO u8 m B6 : 1;
131         IO u8 m B7 : 1;
132         IO u8 m B8 : 1;
133         IO u8 m B9 : 1;
134         IO u8 m B10: 1;
135         IO u8 m B11: 1;
136         IO u8 m B12: 1;
137         IO u8 m B13: 1;
138         IO u8 m B14: 1;
139         IO u8 m B15: 1;
140     }sBits;
141 }Word type;
142
143 /*****
144
145 typedef struct{
146     IO Word type m ICR1;
147     IO Word type m OCR1B;
148     IO Word type m OCR1A;
149     IO Word type m TCNT1;
150     IO TCCR1B type m TCCR1B;
151     IO TCCR1A type m TCCR1A;
152 }GPTMR1 type;
153
154 /*****
155
156 typedef union{
157     u8 u_Reg;
158     struct {
159         IO u8 m PSR10: 1;

```

```

170         IO u8 m PSR2 : 1;
171         IO u8 m PUD : 1;
172         IO u8 m ACME : 1;
173         IO u8 : 1;
174         IO u8 m ADTS : 3;
175     }sBits;
176 }SFIOR type;
177
178 /*****
179
182 typedef union{
183     u8 u_Reg;
184     struct {
185         IO u8 m TOV0 : 1;
186         IO u8 m OCF0 : 1;
187         IO u8 m TOV1 : 1;
188         IO u8 m OCF1B : 1;
189         IO u8 m OCF1A : 1;
190         IO u8 m ICF1 : 1;
191         IO u8 m TOV2 : 1;
192         IO u8 m OCF2 : 1;
193     }sBits;
194 }TIFR type;
195
196 /*****
197
200 typedef union{
201     u8 u_Reg;
202     struct {
203         IO u8 m TOIE0 : 1;
204         IO u8 m OCIE0 : 1;
205         IO u8 m TOIE1 : 1;
206         IO u8 m OCIE1B : 1;
207         IO u8 m OCIE1A : 1;
208         IO u8 m TICIE1 : 1;
209         IO u8 m TOIE2 : 1;
210         IO u8 m OCIE2 : 1;
211     }sBits;
212 }TIMSK type; // Timer/Counter Interrupt Mask Register
213
214 /* *****
215 /* ***** MACRO/DEFINE SECTION *****
216 /* *****
217
219 #define S_TMR2 ((GPTMR2_type* const)0x42U)
220 #define ASSR (*(volatile u8* const)0x42U)
221 #define OCR2 (*(volatile u8* const)0x43U)
222 #define TCNT2 (*(volatile u8* const)0x44U)
223 #define TCCR2 (*(volatile u8* const)0x45U)
224
226 #define S_TMR1 ((GPTMR1_type* const)0x46U)
227 #define ICR1L (*(volatile u8* const)0x46U)
228 #define ICR1H (*(volatile u8* const)0x47U)
229 #define OCR1BL (*(volatile u8* const)0x48U)
230 #define OCR1BH (*(volatile u8* const)0x49U)
231 #define OCR1AL (*(volatile u8* const)0x4AU)
232 #define OCR1AH (*(volatile u8* const)0x4BU)
233 #define TCNT1L (*(volatile u8* const)0x4CU)
234 #define TCNT1H (*(volatile u8* const)0x4DU)
235 #define TCCR1B (*(volatile u8* const)0x4EU)
236 #define TCCR1A (*(volatile u8* const)0x4FU)
237
239 #define S_SFIOIR ((SFIOIR_type* const)0x50U)
240 #define SFIOIR (*(volatile u8* const)0x50U)
241
243 #define S_TMR0 ((GPTMR0_type* const)0x52U)
244 #define TCNT0 (*(volatile u8* const)0x52U)
245 #define TCCR0 (*(volatile u8* const)0x53U)
246
247 #define OCR0 (*(volatile u8* const)0x5CU)
248
250 #define S_TIFR ((TIFR_type* const)0x58U)
251 #define TIFR (*(volatile u8* const)0x58U)
252
254 #define S_TIMSK ((TIMSK_type* const)0x59U)
255 #define TIMSK (*(volatile u8* const)0x59U)
256

```

```

257 /* ***** */
258
259 #define TMRx_WGMx0_MASK      0x0u
260 #define TMRx_WGMx1_MASK      0x1u
261 #define TMRx_WGMx2_MASK      0x2u
262 #define TMRx_WGMx3_MASK      0x3u
263
264 #define TMR_EXT0_PORT         B
265 #define TMR_EXT0_PIN          GPIO_TMR_EXT0_IN
266 #define TMR_EXT1_PORT         B
267 #define TMR_EXT1_PIN          GPIO_TMR_EXT1_IN
268
269 #define TMR_OC0_PORT          B
270 #define TMR_OC0_PIN           GPIO_TMR_OC0
271
272 #define TMR_OC2_PORT          D
273 #define TMR_OC2_PIN           GPIO_TMR_OC2
274
275 #define TMR_OSC1_PORT         C
276 #define TMR_OSC1_PIN          GPIO_TMR_OSC1
277 #define TMR_OSC2_PORT         C
278 #define TMR_OSC2_PIN          GPIO_TMR_OSC2
279
280 #define TMR_ICP1_PORT         D
281 #define TMR_ICP1_PIN          GPIO_TMR_ICP1
282 #define TMR_OC1A_PORT         D
283 #define TMR_OC1A_PIN          GPIO_TMR_OC1A
284 #define TMR_OC1B_PORT         D
285 #define TMR_OC1B_PIN          GPIO_TMR_OC1B
286
287 #define TMR_u8MAX              (0x00FF + 1u)
288 #define TMR_u9MAX              (0x01FF + 1u)
289 #define TMR_u10MAX             (0x03FF + 1u)
290 #define TMR_u16MAX             (0xFFFF + 1u)
291
292 /* ***** */
293 /* ***** CONST SECTION ***** */
294 /* ***** */
295
296 /* ***** */
297 /* ***** VARIABLE SECTION ***** */
298 /* ***** */
299
300 /* ***** */
301 /* ***** FUNCTION SECTION ***** */
302 /* ***** */
303
304
305 #endif /* TMR_PRIV_H_ */
306 /***** E N D (TMR_priv.h) *****/

```