# ${\bf SWC\_GPTMR}$

Version v1.0 10/16/2023 10:08:00 AM

# **Table of Contents**

Data Structure Index	2
File Index	3
Data Structure Documentation	4
ASSR_type	4
BYTE_type	6
GPTMR0_type	8
GPTMR1_type	10
GPTMR2_type	12
LBTY_tuniPort16	14
LBTY_tuniPort8	16
SFIOR_type	18
TCCR1A_type	20
TCCR1B_type	22
TCCRx_type	24
TIFR_type	26
TIMSK_type	28
TMR0_tstrConfig	30
TMR1_tstrConfig	31
TMR2_tstrConfig	
Word_type	
File Documentation	38
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBIT_int.h	
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBIT_int.h	
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBTY_int.h	
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LBTY_int.h	
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LCTY_int.h	
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/LCTY_int.h	
main.c	
TMR_cfg.h	54
TMR_int.h	
TMR_prg.c	
TMR_priv.h	
Index Error! Bookmarl	c not defined.

# **Data Structure Index**

## **Data Structures**

Here are the data structures with brief descriptions:

ASSR_type (: Type define of Union bit field "Asynchronous Status Register"	
)	4
<u>BYTE_type</u> (: Type define of Union bit field of Single Byte"byte bits exchange")	6
<b>GPTMR0_type</b> (: General Purpose Input Output Registers	
)	8
<b>GPTMR1_type</b> (: General Purpose Input Output Registers	
)	10
<b>GPTMR2_type</b> (: General Purpose Input Output Registers	
)	12
LBTY_tuniPort16	
LBTY tuniPort8	16
SFIOR type (: Type define of Union bit field "Special Function I/O Register"	
)	18
TCCR1A_type (: Type define of Union bit field "Timer/Counter Control Register A")	
TCCR1B_type (: Type define of Union bit field "Timer/Counter Control Register B")	22
TCCRx_type (: Type define of Union bit field "Timer/Counter Control Register"	
)	24
TIFR_type (: Type define of Union bit field "Timer/Counter Interrupt Flag Register	r
Reg"	
)	26
TIMSK_type (: Type define of Union bit field "Timer/Counter Control Register"	
)	28
TMR0_tstrConfig	30
TMR1 tstrConfig	31
TMR2_tstrConfig	33
Word type (: Type define of Union bit field of Half Word "bits exchange"	
)	35

# **File Index**

## **File List**

Here is a list of all files with brief descriptions:

H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/ <u>LBIT_int.h</u>	38
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/ <u>LBTY_int.h</u>	43
H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC_BSW/ <u>LCTY_int.h</u>	51
main.c	53
TMR_cfg.h	54
TMR int.h	58
TMR prg.c	90
TMR priv.h	113


## **Data Structure Documentation**

## **ASSR\_type Union Reference**

: Type define of Union bit field "Asynchronous Status Register"

```
#include <TMR_priv.h>
```

Collaboration diagram for ASSR\_type:



#### **Data Fields**

- u8 u\_Reg
- struct {
- <u>I u8 m\_TCR2UB</u>: 1
- <u>I u8 m\_OCR2UB</u>: 1
- <u>I u8 m TCN2UB</u>: 1
- <u>IO u8 m\_AS2</u>: 1
- <u>IO u8</u>: 4
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Asynchronous Status Register"

Type: Union Unit: None

#### **Field Documentation**

#### \_\_<u>IO</u> <u>u8</u> m\_AS2

Asynchronous Timer/Counter2

#### \_\_I u8 m\_OCR2UB

Output Compare Register2 Update Busy

#### \_\_I u8 m\_TCN2UB

Timer/Counter2 Update Busy

# \_\_l u8 m\_TCR2UB Timer/Counter Control Register2 Update Busy struct {...} sBits \_\_l0 u8 Reversed

u8 u\_Reg

Byte

The documentation for this union was generated from the following file:

## **BYTE\_type Union Reference**

: Type define of Union bit field of Single Byte"byte bits exchange" #include <TMR priv.h>

Collaboration diagram for BYTE\_type:



#### **Data Fields**

- <u>u8 u\_Reg</u>
- struct {
- <u>IO u8 m B0</u>: 1
- <u>IO u8 m B1</u>: 1
- <u>IO u8 m B2</u>: 1
- <u>IO u8 m\_B3</u>: 1
- <u>IO u8 m B4</u>: 1
- <u>IO u8 m\_B5</u>: 1
- <u>IO u8 m B6</u>: 1
- <u>IO u8 m\_B7</u>: 1
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field of Single Byte"byte bits exchange"

**Type**: Union **Unit**: None

#### **Field Documentation**

```
___IO u8 m_B0
Bit 0 "LSB"
___IO u8 m_B1
Bit 1
___IO u8 m_B2
Bit 2
```


The documentation for this union was generated from the following file:

## **GPTMR0\_type Struct Reference**

: General Purpose Input Output Registers

#include <TMR priv.h>

Collaboration diagram for GPTMR0\_type:



#### **Data Fields**

- <u>IO u8 m\_TCNT0</u>
- <u>IO TCCRx type m TCCR0</u>
- <u>I u8 REVERSE</u> [8]
- \_\_IO u8 m\_OCR0

#### **Detailed Description**

: General Purpose Input Output Registers

Type: Struct Unit: None

#### **Field Documentation**

\_\_<u>IO</u> <u>u8</u> m\_OCR0

**Output Compare Register** 

<u>IO TCCRx\_type</u> m\_TCCR0

Timer/Counter Control Register

## \_\_<u>IO</u> u8 m\_TCNT0

Timer/Counter Register

## <u>I u8</u> REVERSE[8]

Reversed


The documentation for this struct was generated from the following file:

## **GPTMR1\_type Struct Reference**

: General Purpose Input Output Registers

#include <TMR\_priv.h>

Collaboration diagram for GPTMR1\_type:



#### **Data Fields**

• <u>IO Word\_type m\_ICR1</u>

- <u>IO Word\_type m\_OCR1B</u>
- IO Word type m OCR1A
- <u>IO Word type m TCNT1</u>
- <u>IO TCCR1B type m TCCR1B</u>
- <u>IO TCCR1A\_type m\_TCCR1A</u>

#### **Detailed Description**

: General Purpose Input Output Registers

Type : Struct Unit : None

#### **Field Documentation**

#### \_\_IO Word\_type m\_ICR1

Input Compare Register

#### \_\_IO Word\_type m\_OCR1A

**Output Compare Register** 

#### \_\_IO Word\_type m\_OCR1B

**Output Compare Register** 

#### \_\_IO TCCR1A\_type m\_TCCR1A

Timer/Counter Control Register

#### IO TCCR1B type m\_TCCR1B

Timer/Counter Control Register

#### \_\_IO Word\_type m\_TCNT1

**Output Compare Register** 


The documentation for this struct was generated from the following file:

## **GPTMR2\_type Struct Reference**

: General Purpose Input Output Registers

#include <TMR priv.h>

Collaboration diagram for GPTMR2\_type:



#### **Data Fields**

- <u>IO ASSR\_type m\_ASSR</u>
- <u>IO u8 m OCR2</u>
- <u>IO u8 m\_TCNT2</u>
- <u>IO TCCRx type m TCCR2</u>

#### **Detailed Description**

: General Purpose Input Output Registers

Type : Struct Unit : None

#### **Field Documentation**

IO ASSR\_type m\_ASSR

Asynchronous Status Register

\_\_<u>IO</u> <u>u8</u> m\_OCR2

Output Compare Register

## IO TCCRx\_type m\_TCCR2

Timer/Counter Control Register


## \_\_<u>IO</u> <u>u8</u> m\_TCNT2

Timer/Counter Register

The documentation for this struct was generated from the following file:

## LBTY\_tuniPort16 Union Reference

#include <LBTY\_int.h>
Collaboration diagram for LBTY\_tuniPort16:



#### **Data Fields**

- struct {
- <u>u8 m\_u8b0</u>:1
- <u>u8 m u8b1</u>:1
- <u>u8 m\_u8b2</u>:1
- <u>u8</u> <u>m u8b3</u>:1
- <u>u8 m u8b4</u>:1
- u8 m\_u8b5:1
- <u>u8 m u8b6</u>:1
- <u>u8 m\_u8b7</u>:1
- <u>u8 m u8b8</u>:1
- <u>u8 m\_u8b9</u>:1
- <u>u8 m\_u8b10</u>:1
- <u>u8 m u8b11</u>:1
- <u>u8 m\_u8b12</u>:1
- <u>u8 m u8b13</u>:1
- <u>u8 m\_u8b14</u>:1
- <u>u8 m\_u8b15</u>:1
- } <u>sBits</u>
- struct {
- <u>u8 m u8low</u>
- <u>u8 m\_u8high</u>
- } <u>sBytes</u>
- <u>u16 u u16Word</u>

#### **Field Documentation**

```
u8 m_u8b0
u8 m_u8b1
u8 m_u8b10
u8 m_u8b11
u8 m_u8b12
u8 m_u8b13
u8 m_u8b14
u8 m_u8b15
u8 m_u8b2
u8 m_u8b3
u8 m_u8b4
<u>u8</u> m_u8b5
u8 m_u8b6
u8 m_u8b7
u8 m_u8b8
u8 m_u8b9
u8 m_u8high
u8 m_u8low
struct { ... } sBits
struct { ... } sBytes
<u>u16</u> u_u16Word
```

#### The documentation for this union was generated from the following file:

• H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC\_BSW/<u>LBTY int.h</u>

## LBTY\_tuniPort8 Union Reference

#include <LBTY\_int.h>
Collaboration diagram for LBTY\_tuniPort8:



#### **Data Fields**

- struct {
- <u>u8 m\_u8b0</u>:1
- <u>u8 m u8b1</u>:1
- <u>u8 m\_u8b2</u>:1
- <u>u8 m u8b3</u>:1
- <u>u8 m\_u8b4</u>:1
- <u>u8 m\_u8b5</u>:1
- <u>u8 m u8b6</u>:1
- <u>u8 m\_u8b7</u>:1
- } <u>sBits</u>
- <u>u8 u\_u8Byte</u>

### **Detailed Description**

Union Byte bit by bit

#### **Field Documentation**

```
      u8 m_u8b0

      u8 m_u8b1

      u8 m_u8b2

      u8 m_u8b3

      u8 m_u8b4

      u8 m_u8b5

      u8 m_u8b6

      u8 m_u8b7

      struct {...} sBits

      u8 u_u8Byte
```

The documentation for this union was generated from the following file:


• H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC\_BSW/<u>LBTY\_int.h</u>

## SFIOR\_type Union Reference

: Type define of Union bit field "Special Function I/O Register"

#include <TMR\_priv.h>

Collaboration diagram for SFIOR\_type:



#### **Data Fields**

- <u>u8 u\_Reg</u>
- struct {
- \_\_IO u8 m\_PSR10: 1
- <u>IO u8 m PSR2</u>: 1
- <u>IO u8 m\_PUD</u>: 1
- <u>IO u8 m\_ACME</u>: 1
- <u>IO u8</u>: 1
- <u>IO u8 m\_ADTS</u>: 3
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Special Function I/O Register"

Type: Union Unit: None

#### **Field Documentation**

#### **IO u8** m\_ACME

Analog Comparator Multiplexer Enable

\_\_IO u8 m\_ADTS

**ADC Auto Trigger Source** 

<u>IO</u> <u>u8</u> m\_PSR10

Prescaler Reset Timer/Counter1 and Timer/Counter0

```
____IO_u8 m_PSR2
Prescaler Reset Timer/Counter2

____IO_u8 m_PUD
Pull-up disable

struct {...} sBits
_____IO_u8
Reversed

u8 u_Reg
Byte
```

The documentation for this union was generated from the following file:

## **TCCR1A\_type Union Reference**

: Type define of Union bit field "Timer/Counter Control Register A" #include <TMR priv.h>

Collaboration diagram for TCCR1A\_type:



#### **Data Fields**

- <u>u8 u\_Reg</u>
- struct {
- <u>IO u8 m\_WGM10</u>: 1
- <u>IO u8 m WGM11</u>: 1
- <u>IO u8 m FOC1B</u>: 1
- <u>IO u8 m\_FOC1A</u>: 1
- <u>IO u8 m COM1B</u>: 2
- <u>IO u8 m\_COM1A</u>: 2
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Timer/Counter Control Register A"

Type: Union Unit: None

#### **Field Documentation**

#### \_\_IO u8 m\_COM1A

Compare Match Output Mode

#### \_\_<u>IO</u> <u>u8</u> m\_COM1B

Compare Match Output Mode

#### \_\_IO u8 m\_FOC1A

Force Output Compare

#### \_\_IO u8 m\_FOC1B

Force Output Compare

## \_\_<u>IO</u> <u>u8</u> m\_WGM10

Waveform Generation Mode

## \_\_<u>IO</u> <u>u8</u> m\_WGM11

Waveform Generation Mode

struct { ... } sBits

u8 u\_Reg

Byte

The documentation for this union was generated from the following file:

## TCCR1B\_type Union Reference

: Type define of Union bit field "Timer/Counter Control Register B"  $\# \texttt{include} < \texttt{TMR} \ \texttt{priv.h} >$ 

Collaboration diagram for TCCR1B\_type:



#### **Data Fields**

- <u>u8 u\_Reg</u>
- struct {
- <u>IO u8 m\_CS1</u>: 3
- <u>IO u8 m WGM12</u>: 1
- <u>IO u8 m WGM13</u>: 1
- <u>IO u8</u>: 1
- <u>IO u8 m ICES1</u>: 1
- <u>IO u8 m\_ICNC1</u>: 1
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Timer/Counter Control Register B"

Type: Union Unit: None

#### **Field Documentation**

\_\_IO u8 m\_CS1

**Clock Select** 

\_\_IO u8 m\_ICES1

Input Capture Edge Select

\_\_IO u8 m\_ICNC1

Input Capture Noise Canceler

\_\_IO u8 m\_WGM12

Waveform Generation Mode

# \_<u>lO</u> <u>u8</u> m\_WGM13

Waveform Generation Mode

struct { ... } sBits

<u>IO u8</u>

Reversed

u8 u\_Reg

Byte

The documentation for this union was generated from the following file:

## TCCRx\_type Union Reference

: Type define of Union bit field "Timer/Counter Control Register"

#include <TMR priv.h>

Collaboration diagram for TCCRx\_type:



#### **Data Fields**

- <u>u8 u\_Reg</u>
- struct {
- <u>IO u8 m\_CSx</u>: 3
- <u>IO u8 m\_WGMx1</u>: 1
- <u>IO u8 m\_COMx</u>: 2
- <u>IO u8 m\_WGMx0</u>: 1
- <u>IO u8 m FOCx</u>: 1
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Timer/Counter Control Register"

**Type**: Union **Unit**: None

#### **Field Documentation**

\_\_IO u8 m\_COMx

Compare Match Output Mode

Clock Select

<u>IO u8</u> m\_FOCx

Force Output Compare

## \_\_<u>IO</u> u8 m\_WGMx0

Waveform Generation Mode

#### \_\_<u>IO</u> <u>u8</u> m\_WGMx1

Waveform Generation Mode

struct { ... } sBits

u8 u\_Reg

Byte

The documentation for this union was generated from the following file:

## **TIFR\_type Union Reference**

: Type define of Union bit field "Timer/Counter Interrupt Flag Register Reg"

#include <TMR\_priv.h>

Collaboration diagram for TIFR\_type:



#### **Data Fields**

- u8 u Reg
- struct {
- <u>IO u8 m\_TOV0</u>: 1
- <u>IO u8 m\_OCF0</u>: 1
- <u>IO u8 m\_TOV1</u>: 1
- <u>IO u8 m\_OCF1B</u>: 1
- <u>IO u8 m OCF1A</u>: 1
- <u>IO u8 m\_ICF1</u>: 1
- \_\_IO u8 m\_TOV2: 1
- <u>IO u8 m\_OCF2</u>: 1
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Timer/Counter Interrupt Flag Register Reg"

Type: Union Unit: None

#### **Field Documentation**

\_\_IO u8 m\_ICF1

Timer/Counter1, Input Capture Flag

\_\_<u>IO</u> <u>u8</u> m\_OCF0

Timer/Counter1 Output Compare Match Flag

#### \_\_<mark>IO</mark> u8 m\_OCF1A

Timer/Counter1 Output Compare Match Flag

#### \_\_<u>IO</u> <u>u8</u> m\_OCF1B

Timer/Counter1 Output Compare Match Flag

#### \_\_<u>IO</u> <u>u8</u> m\_OCF2

Timer/Counter2 Output Compare Match Flag

#### \_\_<u>IO</u> <u>u8</u> m\_TOV0

Timer/Counter1 Overflow Flag

#### \_\_<u>IO</u> <u>u8</u> m\_TOV1

Timer/Counter1 Overflow Flag

#### \_\_<u>IO</u> <u>u8</u> m\_TOV2

Timer/Counter2 Overflow Flag

struct { ... } sBits

#### u8 u\_Reg

Byte

The documentation for this union was generated from the following file:

TMR priv.h

## **TIMSK\_type Union Reference**

: Type define of Union bit field "Timer/Counter Control Register"

#include <TMR priv.h>

Collaboration diagram for TIMSK\_type:



#### **Data Fields**

- u8 u Reg
- struct {
- <u>IO u8 m\_TOIE0</u>: 1
- <u>IO u8 m\_OCIE0</u>: 1
- <u>IO u8 m\_TOIE1</u>: 1
- <u>IO u8 m\_OCIE1B</u>: 1
- <u>IO u8 m OCIE1A</u>: 1
- <u>IO u8 m\_TICIE1</u>: 1
- <u>IO u8 m\_TOIE2</u>: 1
- <u>IO u8 m\_OCIE2</u>: 1
- } <u>sBits</u>

#### **Detailed Description**

: Type define of Union bit field "Timer/Counter Control Register"

**Type**: Union **Unit**: None

#### **Field Documentation**

\_\_IO u8 m\_OCIE0

Timer/Counter1 Output Compare Match Interrupt Enable

\_\_IO u8 m\_OCIE1A

Timer/Counter1 Output Compare Match Interrupt Enable

#### <u>IO</u> u8 m\_OCIE1B

Timer/Counter1 Output Compare Match Interrupt Enable

#### \_\_<u>IO</u> u8 m\_OCIE2

Timer/Counter2 Output Compare Match Interrupt Enable

#### \_\_IO u8 m\_TICIE1

Timer/Counter1, Input Capture Interrupt Enable

#### \_\_<u>IO</u> u8 m\_TOIE0

Timer/Counter1 Overflow Interrupt Enable

#### \_\_IO u8 m\_TOIE1

Timer/Counter1 Overflow Interrupt Enable

#### \_\_<u>IO</u> u8 m\_TOIE2

Timer/Counter2 Overflow Interrupt Enable

#### struct { ... } sBits

#### u8 u\_Reg


Byte

The documentation for this union was generated from the following file:

TMR priv.h

## TMR0\_tstrConfig Struct Reference

#include <TMR\_int.h>
Collaboration diagram for TMR0\_tstrConfig:



#### **Data Fields**

- <u>u8</u> <u>m TMR Reload</u>
- <u>u8 m\_TMR\_Compare</u>
- TMR0 tenuClockSource m TMR Prescalar
- TMRx\_u8\_tenuWaveGenerationMode m\_TMR\_Mode
- TMRx u8 tenuCompareOutputMode m TMR OutputMode
- <u>LBTY\_tenuFlagStatus m\_TMR\_FOC</u>
- <u>LBTY\_tenuFlagStatus m\_TMR\_OVIE</u>
- <u>LBTY tenuFlagStatus m TMR OCIE</u>

#### **Field Documentation**

**u8** m\_TMR\_Compare

LBTY\_tenuFlagStatus m\_TMR\_FOC

TMRx\_u8\_tenuWaveGenerationMode m\_TMR\_Mode

LBTY\_tenuFlagStatus m\_TMR\_OCIE

TMRx\_u8\_tenuCompareOutputMode m\_TMR\_OutputMode

LBTY\_tenuFlagStatus m\_TMR\_OVIE

TMR0 tenuClockSource m\_TMR\_Prescalar


u8 m\_TMR\_Reload

The documentation for this struct was generated from the following file:

TMR\_int.h

## TMR1\_tstrConfig Struct Reference

#include <TMR\_int.h>
Collaboration diagram for TMR1\_tstrConfig:



#### **Data Fields**

- u16 m TMR Reload
- <u>u16 m\_TMR\_Input</u>
- <u>u16 m TMR CompareA</u>
- u16 m\_TMR\_CompareB
- TMR1 tenuClockSource m TMR Prescalar
- TMR1 tenuWaveGenerationMode m TMR Mode
- TMR1\_tenuCompareOutputMode m\_TMR\_OutputModeA
- TMR1 tenuCompareOutputMode m TMR OutputModeB
- LBTY\_tenuFlagStatus m\_TMR\_FOCA
- LBTY tenuFlagStatus m TMR FOCB
- <u>LBTY\_tenuFlagStatus m\_TMR\_TICIE</u>
- LBTY\_tenuFlagStatus m\_TMR\_OCIEA
- LBTY tenuFlagStatus m TMR OCIEB
- <u>LBTY\_tenuFlagStatus m\_TMR\_TOIE</u>
- <u>LBTY tenuFlagStatus m TMR InputNoise</u>
- TMR1\_tenuInputCaptureEdgeSelect m\_TMR\_InputEdge

#### **Field Documentation**

u16 m\_TMR\_CompareA

u16 m\_TMR\_CompareB

LBTY\_tenuFlagStatus m\_TMR\_FOCA

LBTY\_tenuFlagStatus m\_TMR\_FOCB

u16 m\_TMR\_Input

TMR1\_tenuInputCaptureEdgeSelect m\_TMR\_InputEdge

**LBTY\_tenuFlagStatus** m\_TMR\_InputNoise

TMR1\_tenuWaveGenerationMode m\_TMR\_Mode

LBTY tenuFlagStatus m\_TMR\_OCIEA

**LBTY\_tenuFlagStatus** m\_TMR\_OCIEB

TMR1\_tenuCompareOutputMode m\_TMR\_OutputModeA

TMR1\_tenuCompareOutputMode m\_TMR\_OutputModeB

TMR1\_tenuClockSource m\_TMR\_Prescalar

u16 m\_TMR\_Reload

LBTY\_tenuFlagStatus m\_TMR\_TICIE


LBTY\_tenuFlagStatus m\_TMR\_TOIE

The documentation for this struct was generated from the following file:

TMR int.h

## TMR2\_tstrConfig Struct Reference

#include <TMR\_int.h>
Collaboration diagram for TMR2\_tstrConfig:



#### **Data Fields**

- u8 m\_TMR\_Reload
- <u>u8 m\_TMR\_Compare</u>
- TMR2 tenuClockSource m TMR Prescalar
- TMRx\_u8\_tenuWaveGenerationMode m\_TMR\_Mode
- TMRx\_u8\_tenuCompareOutputMode m\_TMR\_OutputMode
- <u>LBTY\_tenuFlagStatus m\_TMR\_FOC</u>
- <u>LBTY\_tenuFlagStatus m\_TMR\_OVIE</u>
- <u>LBTY tenuFlagStatus m TMR OCIE</u>
- <u>TMR2\_tenuInputCaptureEdgeSelect\_m\_TMR\_AsyClock\_</u>

#### **Field Documentation**

TMR2\_tenuInputCaptureEdgeSelect m\_TMR\_AsyClock

u8 m\_TMR\_Compare

LBTY\_tenuFlagStatus m\_TMR\_FOC

TMRx\_u8\_tenuWaveGenerationMode m\_TMR\_Mode

LBTY\_tenuFlagStatus m\_TMR\_OCIE

TMRx\_u8\_tenuCompareOutputMode m\_TMR\_OutputMode

LBTY\_tenuFlagStatus m\_TMR\_OVIE

TMR2\_tenuClockSource m\_TMR\_Prescalar

u8 m\_TMR\_Reload

The documentation for this struct was generated from the following file:


TMR\_int.h

# Word\_type Union Reference

: Type define of Union bit field of Half Word "bits exchange"

#include <TMR\_priv.h>

Collaboration diagram for Word\_type:



# **Data Fields**

- <u>u16</u> <u>u16Reg</u>
- struct {
- BYTE type m u8Low
- BYTE\_type m\_u8High
- } <u>sBytes</u>
- struct {
- <u>IO u8 m B0</u>: 1
- <u>IO u8 m\_B1</u>: 1
- <u>IO u8 m\_B2</u>: 1
- <u>IO u8 m B3</u>: 1
- <u>IO u8 m\_B4</u>: 1
- <u>IO u8 m B5</u>: 1
- <u>IO u8 m\_B6</u>: 1

```
IO u8 m_B7: 1
IO u8 m B8: 1
IO u8 m B9: 1
IO u8 m B10: 1
IO u8 m B11: 1
IO u8 m B12: 1
IO u8 m B13: 1
IO u8 m B13: 1
IO u8 m B14: 1
IO u8 m B15: 1
```

# **Detailed Description**

: Type define of Union bit field of Half Word "bits exchange"

**Type**: Union **Unit**: None

# **Field Documentation**

```
__<u>IO</u> <u>u8</u> m_B0
     Bit 0 "LSB"
__<u>IO</u> u8 m_B1
     Bit 1
__<u>IO</u> u8 m_B10
     Bit 10
__<u>IO</u> <u>u8</u> m_B11
     Bit 11
__<u>IO</u> <u>u8</u> m_B12
     Bit 12
__<u>IO</u> <u>u8</u> m_B13
     Bit 13
<u>10</u> <u>u8</u> m_B14
     Bit 14
__<u>IO</u> <u>u8</u> m_B15
     Bit 15 "MSB"
__<u>IO</u> <u>u8</u> m_B2
     Bit 2
```

```
<u>lO</u> <u>u8</u> m_B3
    Bit 3
__<u>IO</u> <u>u8</u> m_B4
    Bit 4
<u>IO</u> <u>u8</u> m_B5
    Bit 5
__<u>IO</u> <u>u8</u> m_B6
    Bit 6
__<u>IO</u> <u>u8</u> m_B7
    Bit 7
__<u>IO</u> <u>u8</u> m_B8
    Bit 8
__<u>IO</u> <u>u8</u> m_B9
    Bit 9
BYTE_type m_u8High
    High Byte
BYTE type m_u8Low
    Low Byte
struct { ... } sBits
struct { ... } sBytes
<u>u16</u> u16Reg
    half Word
```


The documentation for this union was generated from the following file:

TMR priv.h

# File Documentation

# H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC\_BSW/LBIT\_int.h File Reference

This graph shows which files directly or indirectly include this file:



#### **Macros**

- #define BV(bit) (1u<<(bit))
- #define <u>SET\_BIT(REG</u>, bit) ((REG) |= (1u<<(bit)))
- #define CLR BIT(REG, bit) ((REG) &=  $\sim$ (1u<<(bit)))
- #define TOG\_BIT(REG, bit) ((REG) ^= (1u<<(bit)))
- #define  $\underline{SET}$   $\underline{BYTE}$ (REG, bit) ((REG) |= (0xFFu<<(bit)))
- #define  $\overline{\text{CLR}_B\text{YTE}}(\text{REG}, \text{ bit})$  ((REG) &= ~(0xFFu<<(bit)))
- #define TOG BYTE(REG, bit) ((REG) ^= (0xFFu<<(bit)))
- #define  $\underline{SET MASK}(REG, MASK)$  ((REG) |= (MASK))
- #define CLR\_MASK(REG, MASK) ((REG) &= ~(MASK))
- #define <u>TOG\_MASK(REG, MASK)</u> ((REG) ^= (MASK))
- #define GET\_MASK(REG, MASK) ((REG) & (MASK))
- #define <u>SET\_REG(REG)</u>  $((REG) = \sim (0u))$
- #define  $\underline{CLR\_REG}(REG)$  ((REG) = (0u))
- #define  $\underline{TOG\_REG}(REG)$  ((REG)  $^= \sim (0u)$ )
- #define GET BIT(REG, bit) (((REG)>>(bit)) & 0x01u)
- #define GET\_NIB(REG, bit) (((REG)>>(bit)) & 0x0Fu)
- #define GET BYTE(REG, bit) (((REG)>>(bit)) & 0xFFu)
- #define  $\underline{ASSIGN\_BIT}(REG, bit, value)$  ((REG) = ((REG) & ~(0x01u << (bit))) | (((value) & 0x01u) << (bit)))
- #define <u>ASSIGN NIB</u>(REG, bit, value)  $((REG) = ((REG) \& \sim (0x0Fu << (bit))) | (((value) \& 0x0Fu) << (bit)))$
- #define <u>ASSIGN BYTE</u>(REG, bit, value) ((REG) = ((REG) & ~(0xFFu<<(bit))) (((value) & 0xFFu)<<(bit)))
- #define <u>CON\_u8Bits</u>(b7, b6, b5, b4, b3, b2, b1, b0)

#### (0b##b7##b6##b5##b4##b3##b2##b1##b0)

• #define <u>CON\_u16Bits</u>(b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0)

(0b##b15##b14##b13##b12##b11##b10##b9##b8##b7##b6##b5##b4##b3##b2##b1##b0)

#### **Macro Definition Documentation**

```
#define BV(bit) (1u<<(bit))
#define ASSIGN_BIT( REG, bit, value) ((REG) = ((REG) & \sim(0x01u<<(bit)))
                                                                            I
(((value) & 0x01u)<<(bit)))
#define ASSIGN BYTE( REG, bit, value) ((REG) = ((REG) & ~(0xFfu<<(bit)))
                                                                            Τ
(((value) & 0xFFu)<<(bit)))
#define ASSIGN_NIB( REG, bit, value) ((REG) = ((REG) & \sim(0x0Fu<<(bit)))
                                                                            I
(((value) & 0x0Fu)<<(bit)))
#define CLR_BIT( REG, bit) ((REG) &= ~(1u<<(bit)))
#define CLR_BYTE( REG, bit) ((REG) &= ~(0xFFu<<(bit)))
#define CLR_MASK( REG, MASK) ((REG) &= ~(MASK))
#define CLR_REG( REG) ((REG) = (0u))
#define CON_u16Bits( b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5,
b4, b3, b2, b1, b0)
       (0b##b15##b14##b13##b12##b11##b10##b9##b8##b7##b6##b5##b4##b3##b2##
b1##b0)
#define CON_u8Bits( b7, b6, b5, b4, b3, b2, b1, b0)
      (0b##b7##b6##b5##b4##b3##b2##b1##b0)
#define GET_BIT( REG, bit) (((REG)>>(bit)) & 0x01u)
#define GET_BYTE( REG, bit) (((REG)>>(bit)) & 0xFFu)
#define GET_MASK( REG, MASK) ((REG) & (MASK))
#define GET_NIB( REG, bit) (((REG)>>(bit)) & 0x0Fu)
#define SET_BIT( REG, bit) ((REG) |= (1u<<(bit)))
   Bitwise Operation
```

```
#define SET_BYTE( REG, bit) ((REG) |= (0xFFu<<(bit)))

#define SET_MASK( REG, MASK) ((REG) |= (MASK))

#define SET_REG( REG) ((REG) = ~(0u))

#define TOG_BIT( REG, bit) ((REG) ^= (1u<<(bit)))

#define TOG_BYTE( REG, bit) ((REG) ^= (0xFFu<<(bit)))

#define TOG_MASK( REG, MASK) ((REG) ^= (MASK))


#define TOG_REG( REG) ((REG) ^= ~(0u))
```

# LBIT\_int.h


```
Go to the documentation of this file.1 /*
3 /* **********
4 /* File Name : LBIT_int.h
5 /* Author : MAAM
6 /* Version : v01
7 /* date : Mar 24, 2023
8 \ /* \ description : Bitwise Library
9 /* *********
11 /* ***********
12
13 #ifndef LBIT INT H
14 #define LBIT INT H
15
17 /* ***************** TYPE DEF/STRUCT/ENUM SECTION **************** */
19
23
24 #define _BV(bit)
                                              (1u<<(bit))
25
27 #define SET BIT(REG, bit)
                                           ((REG) \mid = (1u << (bit)))
28 #define CLR BIT(REG, bit)
                                           ((REG) &= ~(1u<<(bit)))
29 #define TOG_BIT(REG, bit)
                                           ((REG) ^= (1u<<(bit)))
30
                                          ((REG) |= (0xFFu<<(bit)))
((REG) &= ~(0xFFu<<(bit)))
31 #define SET_BYTE(REG, bit)
32 #define CLR BYTE (REG, bit)
33 #define TOG BYTE (REG, bit)
                                           ((REG) ^= (0xFFu<<(bit)))
34
                                           ((REG) |= (MASK))
35 #define SET MASK (REG, MASK)
36 #define CLR MASK (REG, MASK)
                                           ((REG) &= ~(MASK))
37 #define TOG_MASK(REG, MASK)
38 #define GET MASK(REG, MASK)
                                           ((REG) ^= (MASK))
((REG) & (MASK))
39
                                           ((REG) = \sim (0u))
((REG) = (0u))
40 #define SET REG(REG)
41 #define CLR REG(REG)
42 #define TOG REG(REG)
                                           ((REG) ^= \sim (Ou))
43
44 #define GET BIT(REG, bit)
                                           (((REG)>>(bit)) & 0x01u)
45 #define GET NIB(REG, bit)
                                           (((REG)>>(bit)) & 0x0Fu)
46 #define GET BYTE (REG, bit)
                                           (((REG)>>(bit)) & 0xFFu)
47
48 #define ASSIGN BIT (REG, bit, value)
                                          ((REG) = ((REG) \& \sim (0x01u << (bit)))
| (((value) \& 0x01u) << (bit)))
49 #define ASSIGN NIB(REG, bit, value)
                                          ((REG) = ((REG) \& \sim (0x0Fu << (bit)))
| (((value) & 0x0Fu)<<(bit)))
50 #define ASSIGN_BYTE(REG, bit, value)
                                          ((REG) = ((REG) & \sim (0xFFu << (bit)))
| (((value) & 0xFFu) << (bit)))
51
52 /*
53 #define ASSIGN BIT(REG, bit, value)
                                           do{
54
                                            REG &= \sim (0 \times 01 u << bit);
55
                                            REG \mid= ((value & 0x01u)<<bit);
56
                                           }while(0)
57 */
58
       bits together in an u8 register
59 /*
60 #define CON_u8Bits(b7, b6, b5, b4, b3, b2, b1, b0)
61
(0b##b7##b6##b5##b4##b3##b2##b1##b0)
62
63 /* bits together in an ul6 register
64 #define CON u16Bits(b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1,
b0) \
```

# H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC\_BSW/LBTY\_int.h File Reference

#include <stdint.h>
Include dependency graph for LBTY\_int.h:



This graph shows which files directly or indirectly include this file:



#### **Data Structures**

• union LBTY tuniPort8union LBTY tuniPort16

#### **Macros**

- #define \_\_IO volatile
- #define \_\_O volatile
- #define \_\_I volatile const
- #define <u>LBTY\_u8vidNOP()</u>
- #define <u>LBTY NULL</u> ((void \*) 0U)
- #define  $LBTY_u8ZERO_{(u8)}0x00U$ )
- #define <u>LBTY u8MAX</u> ((<u>u8</u>)0xFFU)
- #define <u>LBTY s8MAX</u> ((<u>us</u>)0XTY
   #define <u>LBTY s8MAX</u> ((<u>s8</u>)0x7F)
- #define <u>LBTY\_s8MIN</u> ((<u>s8</u>)0x80)
- #define LBTY u16ZERO ((u16)0x0000U)
- #define <u>LBTY\_u16MAX</u> ((<u>u16</u>)0xFFFFU)
- #define LBTY s16MAX ((u16)0x7FFF)
- #define <u>LBTY s16MIN</u> ((<u>u16</u>)0x8000)
- #define <u>LBTY u32ZERO</u> ((<u>u32</u>)0x0000000UL)
- #define <u>LBTY u32MAX</u> ((<u>u32</u>)0xFFFFFFFUL)
- #define LBTY\_s32MAX ((u32)0x7FFFFFFL)
- #define <u>LBTY s32MIN</u> ((<u>u32</u>)0x80000000L)
- #define <u>LBTY\_u64ZERO</u> ((<u>u64</u>)0x000000000000000ULL)
- #define <u>LBTY u64MAX</u> ((<u>u64</u>)0xFFFFFFFFFFFFFFULL)
- #define <u>LBTY\_s64MAX</u> ((<u>u64</u>)0x7FFFFFFFFFFFFFLL)
- #define <u>LBTY\_s64MIN</u> ((u64)0x8000000000000000LL)

# **Typedefs**

- typedef uint8 t u8
- typedef uint16\_t u16
- typedef uint32\_t u32
- typedef uint64\_t u64
- typedef int8\_t s8
- typedef int16\_t s16
- typedef int32\_t s32
- typedef int64\_t s64
- typedef float f32
- typedef double <u>f64</u>
- typedef <u>u8</u> \* <u>pu8</u>
- typedef u16 \* pu16
- typedef  $\underline{u32} * \underline{pu32}$
- typedef u64 \* pu64
- typedef  $\underline{s8} * \underline{ps8}$
- typedef <u>\$16</u> \* <u>ps16</u>
- typedef  $\underline{s32} * \underline{ps32}$
- typedef <u>s64</u> \* <u>ps64</u>

# **Enumerations**

- enum <u>LBTY\_tenuFlagStatus</u> { <u>LBTY\_RESET</u> = 0, <u>LBTY\_SET</u> = !LBTY\_RESET }
- enum LBTY tenuBoolean { LBTY TRUE = 0x55, LBTY FALSE = 0xAA }
- enum <u>LBTY\_tenuErrorStatus</u> { <u>LBTY\_OK</u> = (u16)0, <u>LBTY\_NOK</u>, <u>LBTY\_NULL\_POINTER</u>, LBTY\_INDEX\_OUT\_OF\_RANGE, LBTY\_NO\_MASTER\_CHANNEL, LBTY READ ERROR, LBTY WRITE ERROR, LBTY UNDEFINED ERROR, LBTY\_IN\_PROGRESS }

# **Macro Definition Documentation**

```
#define I volatile const
#define __IO volatile
#define O volatile
#define LBTY_NULL ((void *) 0U)
#define LBTY_s16MAX ((u16)0x7FFF)
#define LBTY_s16MIN ((u16)0x8000)
#define LBTY_s32MAX ((u32)0x7FFFFFFL)
#define LBTY_s32MIN ((<u>u32</u>)0x80000000L)
#define LBTY_s64MAX ((u64)0x7FFFFFFFFFFFLL)
#define LBTY s64MIN ((u64)0x800000000000000LL)
#define LBTY_s8MAX ((s8)0x7F)
#define LBTY_s8MIN ((s8)0x80)
#define LBTY_u16MAX ((u16)0xFFFFU)
#define LBTY_u16ZERO ((<u>u16</u>)0x0000U)
#define LBTY_u32MAX ((u32)0xFFFFFFFUL)
#define LBTY_u32ZERO ((<u>u32</u>)0x0000000UL)
#define LBTY_u64MAX ((u64)0xFFFFFFFFFFFFFULL)
#define LBTY_u64ZERO ((<u>u64</u>)0x00000000000000ULL)
#define LBTY_u8MAX ((u8)0xFFU)
#define LBTY_u8vidNOP()
#define LBTY_u8ZERO ((u8)0x00U)
   Data Types Limitation
```

# **Typedef Documentation**

# typedef float f32

Standard Real Decimal number

```
typedef double f64
typedef s16* ps16
typedef s32* ps32
typedef <u>s64</u>* <u>ps64</u>
typedef s8* ps8
   Standard Pointer to Signed Byte/Word/Long_Word
typedef u16* pu16
typedef u32* pu32
typedef u64* pu64
typedef u8* pu8
   Standard Pointer to Unsigned Byte/Word/Long_Word
typedef int16_t s16
typedef int32_t s32
typedef int64_t s64
typedef int8_t s8
   Standard Signed Byte/Word/Long_Word
typedef uint16_t u16
typedef uint32_t u32
typedef uint64_t u64
typedef uint8_t u8
   Data Types New Definitions Standard Unsigned Byte/Word/Long_Word
```

# **Enumeration Type Documentation**

# enum <u>LBTY\_tenuBoolean</u>

Boolean type

```
LBTY_TRUE

LBTY_FALSE

96 {
97  LBTY TRUE = 0x55,
98  LBTY FALSE = 0xAA
99 } LBTY tenuBoolean;
```

# enum <u>LBTY\_tenuErrorStatus</u>

Error Return type

#### **Enumerator:**

```
LBTY_OK
       LBTY_NOK
  LBTY_NULL_PO
            INTER
  LBTY_INDEX_O
   UT_OF_RANGE
   LBTY_NO_MAS
   TER_CHANNEL
  LBTY_READ_ER
              ROR
  LBTY_WRITE_E
             RROR
  LBTY_UNDEFIN
       ED_ERROR
  LBTY_IN_PROG
             RESS
102
103 LBTY OK = (u16)0,
104 LBTY NOK,
105 LBTY NULL POINTER,
106 LBTY INDEX OUT OF RANGE,
107 LBTY NO MASTER CHANNEL,
107 LBTY NO MASTER CHANNEL,
108 LBTY READ ERROR,
      LBTY WRITE ERROR,
LBTY UNDEFINED ERROR,
109
110
111 LBTY IN PROGRESS
                                /* Error is not available, wait for availability */
112 } LBTY tenuErrorStatus;
```

# enum <u>LBTY\_tenuFlagStatus</u>

Flag Status type

```
LBTY_RESET

LBTY_SET

90 {
91    LBTY RESET = 0,
92    LBTY SET = !LBTY RESET
93 } LBTY_tenuflagStatus;
```

# LBTY\_int.h

```
Go to the documentation of this file.1 /*
3 /* ***********
4 /* File Name : LBTY_int.h
5 /* Author : MAAM
6 /* Version : v01
7 /* date : Mar 23, 2023
8 /* description : Basic Library
9 /* **********
11 /* ************
12
13 #ifndef _LBTY_INT_H_
14 #define _LBTY_INT_H_
15
16 #include <stdint.h>
17
21
24 typedef uint8 t
               u16;
u32;
u64;
25 typedef uint1\overline{6} t
26 typedef uint32 t
27 typedef uint64_t
28
              <u>sb</u>
<u>s16;</u>
<u>s32;</u>
<u>s64</u>
30 typedef int8 t
31 typedef int16_t
32 typedef int32 t
33 typedef int64_t
34
36 typedef float
37 typedef double
                 <u>f64</u>;
38
40 typedef u8*
              pu16;
pu32;
pu64;
41 typedef u16*
42 typedef \overline{u32}*
43 typedef <u>u64</u>*
44
46 typedef s8*
                ps8 ;
47 typedef <u>s16</u>*
              <u>ps16;</u>
<u>ps32;</u>
<u>ps64</u>;
48 typedef \frac{1}{832}*
49 typedef <u>s64</u>*
50
54
60
61 #define LBTY u8vidNOP()
62 #define LBTY NULL
                    ((void *) OU)
63
65 #define LBTY_u8ZERO ((u8)0x00U)
66 #define LBTY_u8MAX ((u8)0xFFU)
67 #define LBTY_s8MAX ((s8)0x7F)
68 #define LBTY_s8MIN ((s8)0x80)
69
70 #define LBTY_u16ZERO ((u16)0x0000U)
71 #define LBTY_u16MAX ((u16)0xFFFFU)
72 #define LBTY_s16MAX ((u16)0x7FFF)
73 #define LBTY_s16MIN ((u16)0x8000)
74
75 #define LBTY_u32ZERO ((u32)0x00000000UL)
76 #define LBTY_u32MAX ((u32)0xFFFFFFFFUL)
77 #define LBTY_s32MAX ((u32)0x7FFFFFFFFL)
77 #define LBTY_s32MAX
78 #define LBTY_s32MIN
                    ((u32)0x7FFFFFFFL)
                  ((u32)0x7FFFFFFFL)
((u32)0x80000000L)
79
```

```
80 #define LBTY u64ZERO ((u64)0x000000000000000ULL)
81 #define LBTY_u64MAX ((u64)0xFFFFFFFFFFFFFFFLLL)

82 #define LBTY_s64MAX ((u64)0x7FFFFFFFFFFFFLL)

83 #define LBTY_s64MIN ((u64)0x8000000000000000LL)
84
87 /* *************
88
90 typedef enum {
   LBTY RESET = 0,
LBTY SET = !LBTY RESET
91
92
93 } LBTY tenuFlagStatus;
94
96 typedef enum {
97 LBTY TRUE = 0x55,
98 \overline{LBTY FALSE} = 0xAA
99 } LBTY_tenuBoolean;
100
102 typedef enum {
    \underline{LBTY OK} = (\underline{u16}) 0,
103
104 <u>LBTY NOK</u>,
105 LBTY NULL POINTER,
106 LBTY INDEX OUT OF RANGE,
107 LBTY NO MASTER CHANNEL,
108 LBTY READ ERROR,
     LBTY READ ERROR,
109 LBTY WRITE ERROR,
110 LBTY UNDEFINED ERROR,
111 LBTY IN PROGRESS
                             /* Error is not available, wait for availability */
112 } LBTY tenuErrorStatus;
113
116 /* ***************
117
119 typedef union {
120 struct {
                      // LSB
     <u>u8</u> <u>m u8b0</u> :1;
121
      <u>u8</u> <u>m u8b1</u> :1;
<u>u8</u> <u>m u8b2</u> :1;
122
123
124
      <u>u8</u> <u>m u8b3</u> :1;
<u>u8</u> <u>m u8b4</u> :1;
125
126
       u8 m u8b5 :1;


    u8
    m
    u8b6
    :1;

    u8
    m
    u8b7
    :1;

127
128
                         // MSB
129 } sBits;
130 <u>u8 u u8Byte</u>;
131 } LBTY tuniPort8;
132
133 typedef union {
134 struct {
    <u>u8</u> <u>m</u> u8b0
       <u>u8</u> <u>m u8b0</u> :1;
u8 <u>m u8b1</u> :1;
135
                          // LSB
136
                 :1;
      u8 m u8b2
u8 m u8b3
137
138
                  :1;
139 <u>u8 m u8b4</u> :1;
       u8 m u8b5
u8 m u8b6
140
                  :1;
                 :1;
141
142
       <u>u8</u> <u>m u8b7</u>
                 :1;
143
       u8 m u8b8
                  :1;
144
       u8 m u8b9 :1;
      <u>u8</u> m<u>u8b10</u> :1;
145
       u8 m u8b11 :1;
146
<u>u8</u> <u>m u8b15</u> :1;
                         // MSB
150
151 } sBits;
152 struct {
    u8 m u8low;
u8 m u8high;
153
154
155 } sBytes;
156
     u16 u u16Word;
157 } LBTY tuniPort16;
158
159 /* ***********************
```

# H:/0/Workspaces/MCU Drivers/ATmega32/MCAL/SWC\_BSW/LCTY\_int.h File Reference

This graph shows which files directly or indirectly include this file:



#### **Macros**

- #define <a href="LCTY\_PROGMEM">LCTY\_PROGMEM</a> \_\_attribute\_\_((\_\_progmem\_\_))
- #define <u>LCTY PURE</u> \_\_attribute\_\_((\_\_pure\_\_))
- #define <u>LCTY\_INLINE</u> \_\_attribute\_\_((always\_inline)) static inline
- #define <u>LCTY INTERRUPT</u> \_\_attribute\_\_((interrupt))
- #define <u>CTY\_PACKED</u> \_\_attribute\_\_((\_\_packed\_\_))
- #define <u>LCTY\_CONST</u> \_\_attribute\_\_((\_\_const\_\_))
- #define <u>LCTY\_DPAGE</u> \_\_attribute\_\_((dp))
- #define <u>LCTY\_NODPAGE</u> \_\_attribute\_\_((nodp))
- #define <u>LCTY\_SECTION</u>(section) \_\_attribute\_\_((section( # section)))
- #define LCTY\_ASM(cmd) \_\_asm\_\_ \_volatile\_\_ ( # cmd ::)

# **Macro Definition Documentation**

```
#define CTY_PACKED __attribute__((__packed__))

#define LCTY_ASM( cmd) __asm____volatile__ ( # cmd ::)

#define LCTY_CONST __attribute__((_const__))

#define LCTY_DPAGE __attribute__((dp))

#define LCTY_INLINE __attribute__((always_inline)) static inline

#define LCTY_INTERRUPT __attribute__((interrupt))

#define LCTY_NODPAGE __attribute__((nodp))

#define LCTY_PROGMEM __attribute__((_progmem__))

#define LCTY_PURE __attribute__((_pure__))

#define LCTY_SECTION( section) __attribute__((section( # section)))
```


# LCTY int.h

```
Go to the documentation of this file.1 /*
3 /* ***********
4 /* File Name : LCTY_int.h
5 /* Author : MAAM
6 /* Version : v00
7 /* date : Apr 26, 2023
8 /* description : Compiler Library
9 /* ***********
11 /* ************
12
13 #ifndef LCTY INT H
14 #define LCTY INT H
15
17 /* ***************** TYPE DEF/STRUCT/ENUM SECTION ***************** */
19
21 /* ****************** MACRO/DEFINE SECTION **********************************
23
24 /* prog memory attribute */
25 #define LCTY PROGMEM
                    attribute (( progmem ))
26
27 /* pure attribute */
28 #define LCTY PURE
                    __attribute__((__pure__))
29
30 /* Abstraction for inlining */
31 //#define LCTY_INLINE
                    static inline
32 #define LCTY INLINE
                    __attribute__((always_inline)) static inline
33
34 /* define function as interrupt handler */
                    __attribute__((interrupt))
35 #define LCTY INTERRUPT
36
37 /* Memory packed to pass Memory padding */
38 #define CTY PACKED
                   __attribute__((__packed ))
39
40 /* Const attribute */
41 #define LCTY CONST
                    __attribute__((__const__))
42
43 /* place variable in direct page */
44 #define LCTY_DPAGE
                     attribute ((dp))
45
46 /* do not place variable in direct page */
47 #define LCTY_NODPAGE __attribute__((nodp))
48
49 /* Sections */
50 #define LCTY SECTION(section)
                   attribute ((section( # section)))
51
52 /* Abstraction for assembly command */
53 # define LCTY_ASM(cmd) __asm___volatile__ ( # cmd ::)
54
55 /* ******************
58
62
66
67
68 #endif /* LCTY INT H */
```

# main.c File Reference

# TMR\_cfg.h File Reference

This graph shows which files directly or indirectly include this file:



# TMR\_cfg.h


```
Go to the documentation of this file.1 /*
3 /* **********
4 /* File Name : TMR_cfg.h
11
12 #ifndef TMR CFG H
13 #define TMR CFG H
14
18
19 #if defined (TMR0)
20
21 #define TMR0_CLOCK_SOURCE
                                       TMR0 Fosc_Prescaler_1
22 #define TMR0 MODE INIT
                                       TMRx u8 CTC Mode Mode
23 #define TMR0_COMPARE_OUTPUT MODE
                                       TMRx u8 COM Disconnected
2.4
25 #define TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE LBTY_SET
26 #define TMR0_OVERFLOW_INTERRUPT_INIT_STATE LBTY_RESET
27
28 #define TMR0_COUNTER_INIT
29 #define TMR0_OUTPUT_COMPARE_INIT
                                       0x00u
                                       0x9F11
30
31 #elif defined(PWM0)
32
33 #define TMRO_CLOCK_SOURCE
34 #define TMRO_MODE_INIT
                                       TMR0 Fosc Prescaler 64
                                        TMRx u8 PWM Fase Mode
35 #define TMR0 COMPARE OUTPUT MODE
                                       TMRx u8 FastPWM Clear on Match
36
37 #define TMR0 COMPARE MATCH INTERRUPT INIT STATE LBTY RESET
38 #define TMR0 OVERFLOW INTERRUPT INIT STATE
                                       LBTY SET
39
40 // Resolution PWM = log(Top + 1) / log(2)
41 // F_P_PWM = F_clk / (Prescaler * 2 * Top )
42 // F_F_PWM = F_clk / (Prescaler * (1 + Top))
43 // counts = top - F CPU / (Freq * Prescaler)
44 #define PWM0 FREQ INIT
                                       50u
45 #define PWM0 DUTY INIT
46
47 #define TMR0 COUNTER INIT
                                       0x00u
48 #define TMR0 OUTPUT COMPARE INIT
                                       0xFFu
49
50 #endif
51
52
**********
53
54 #if defined(TMR2)
55
56 #define TMR2_ASYNCHRONOUS_CLOCK
57 #define TMR2_CLOCK_SOURCE
58 #define TMR2_MODE_INIT
                                       TMR2 TOSC Clock
                                       TMR2_Fosc_Prescaler_1
58 #define TMR2 MODE INIT
                                       TMRx u8 Normal Mode
                                       TMRx u8 COM Disconnected
59 #define TMR2 COMPARE OUTPUT MODE
60
61 #define TMR2_COMPARE MATCH INTERRUPT INIT STATE LBTY RESET
62 #define TMR2_OVERFLOW_INTERRUPT_INIT_STATE
                                      LBTY_SET
63
64 #define TMR2 COUNTER INIT
                                       0×00u
65 #define TMR2 OUTPUT COMPARE INIT
                                       0×FF11
66
67 #elif defined(PWM2)
68
69 #define TMR2 ASYNCHRONOUS CLOCK
                                       TMR2 IO Clock
70 #define TMR2 CLOCK SOURCE
                                       TMR2 Fosc Prescaler 8
```

```
71 #define TMR2 MODE INIT
                                                         TMRx u8 PWM Fase Mode
72 #define TMR2 COMPARE OUTPUT MODE
                                                          TMRx u8 FastPWM Clear on Match
73
74 #define TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE LBTY_RESET
75 #define TMR2 OVERFLOW INTERRUPT INIT STATE
76
77 // Resolution_PWM = log(Top + 1) / log(2)
78 // F_P_PWM = F_clk / (Prescaler * 2 * Top )
79 // F_F_PWM = F_clk / (Prescaler * (1 + Top))
80 // counts = top - F_CPU / (Freq * Prescaler)
81 #define PWM2_FREQ_INIT
82 #define PWM2 DUTY INIT
                                                          50u
83
84 #define TMR2 COUNTER INIT
                                                          0x00u
85 #define TMR2_OUTPUT_COMPARE_INIT
                                                          0xFFu
86
87 #endif
88
89
*********
90
91 #if defined (TMR1)
92
93 #define TMR1 CLOCK SOURCE
                                                         TMR1 Fosc Prescaler 1
94
95 #define TMR1 MODE INIT
                                                         TMR1 Normal Mode
                                                         TMR1_COM_Disconnected
TMR1_COM_Disconnected
96 #define TMR1_COMPARE_OUTPUT_A_MODE
97 #define TMR1_COMPARE_OUTPUT_B_MODE
98
99 #define TMR1 INPUT CAPTURE INTERRUPT STATE
100 #define TMR1_OVERFLOW_INTERRUPT_STATE
                                                          LBTY RESET
101 #define TMR1_COMPARE_A_MATCH_INTERRUPT_STATE
102 #define TMR1_COMPARE_B_MATCH_INTERRUPT_STATE
                                                          LBTY_RESET
                                                          LBTY RESET
103
104 #define TMR1_INPUT_CAPTURE_NOISE_CANCELER 105 #define TMR1_INPUT_CAPTURE_EDGE_SELECT
                                                           LBTY SET
                                                          TMR1_Capture_Rising_Edge
106
107 #define TMR1_COUNTER_INIT
                                                          0x00u
108 #define TMR1_INPUT_CAPTURE_INIT
                                                          0x00u
109 #define TMR1_OUTPUT_COMPARE_A_INIT
110 #define TMR1_OUTPUT_COMPARE_B_INIT
                                                           0xFF11
                                                           0xFF11
111
112 #elif defined(PWM1)
113
114 #define TMR1_CLOCK_SOURCE
115 #define TMR1_MODE_INIT
                                                          TMR1_Fosc_Prescaler_8
                                                           TMR1 PWM Fase Mode ICR1
116 #define TMR1_COMPARE_OUTPUT_A_MODE
                                                           TMR1 COM Disconnected
117 #define TMR1 COMPARE OUTPUT B MODE
                                                           TMR1 FastPWM Clear on Match
118
119 #define TMR1_INPUT_CAPTURE_INTERRUPT_STATE
                                                         LBTY_RESET
120 #define TMR1_OVERFLOW_INTERRUPT_STATE
121 #define TMR1_COMPARE_A_MATCH_INTERRUPT_STATE
                                                           LBTY_SET
LBTY_RESET
122 #define TMR1 COMPARE B MATCH INTERRUPT STATE
                                                           LBTY RESET
123
124 #define TMR1_INPUT_CAPTURE_NOISE_CANCELER
125 #define TMR1_INPUT_CAPTURE_EDGE_SELECT
                                                         LBTY SET
                                                           TMR1 Capture Rising Edge
126
127 // Resolution_PWM = log(Top + 1) / log(2)
128 // F_P_PWM = F_clk / (Prescaler * 2 * Top )
129 // F F PWM = F clk / (Prescaler * (1 + Top))
130 // counts = top - F CPU / (Freq * Prescaler)
131 #define PWM1 FREQ INIT
132 #define PWM1A_DUTY_INIT
                                                           5011
133 #define PWM1B DUTY INIT
134
                                                          0x00u
135 #define TMR1 COUNTER INIT
136 #define TMR1_INPUT_CAPTURE_INIT
                                                          0x00u
137 #define TMR1_OUTPUT_COMPARE_A_INIT
138 #define TMR1 OUTPUT COMPARE B INIT
139
140 #endif
141
142
/***********************************
143
```

```
147
151
155
159
160
```

# TMR\_int.h File Reference

This graph shows which files directly or indirectly include this file:



# **Data Structures**

- struct TMR0\_tstrConfigstruct TMR2\_tstrConfig
- struct TMR1 tstrConfig

#### **Macros**

- #define TMR0
- #define TMR2
- #define TMR1
- #define <u>TMR\_TICK\_US</u> (1.0f/(F\_CPU/1000000))

#### **Enumerations**

- enum TMR0\_tenuClockSource { TMR0\_NoClockSource\_Disable = (u8)0u,
   TMR0\_Fosc\_Prescaler\_1, TMR0\_Fosc\_Prescaler\_8, TMR0\_Fosc\_Prescaler\_64,
   TMR0\_Fosc\_Prescaler\_256, TMR0\_Fosc\_Prescaler\_1024, TMR0\_ExternalClock\_FallingEdge,
   TMR0\_ExternalClock\_RisinfEdge }
- enum TMR1\_tenuClockSource { TMR1\_NoClockSource\_Disable = (u8)0u,
   TMR1 Fosc Prescaler 1, TMR1 Fosc Prescaler 8, TMR1 Fosc Prescaler 64,
   TMR1\_Fosc Prescaler 256, TMR1\_Fosc Prescaler 1024, TMR1\_ExternalClock\_FallingEdge,
   TMR1\_ExternalClock\_RisinfEdge }
- enum TMR2 tenuClockSource { TMR2 NoClockSource Disable = (u8)0u,
   TMR2 Fosc Prescaler 1, TMR2 Fosc Prescaler 8, TMR2 Fosc Prescaler 32,
   TMR2 Fosc Prescaler 64, TMR2 Fosc Prescaler 128, TMR2 Fosc Prescaler 256,
   TMR2 Fosc Prescaler 1024 }
- enum TMRx\_u8\_tenuWaveGenerationMode { TMRx\_u8\_Normal\_Mode = (u8)0u,
   TMRx\_u8\_PWM\_PhaseCorrect\_Mode, TMRx\_u8\_CTC\_Mode\_Mode,
   TMRx\_u8\_PWM\_Fase\_Mode }
- enum TMR1\_tenuWaveGenerationMode { TMR1\_Normal\_Mode = (u8)0u, TMR1\_PWM\_PhaseCorrect\_Mode\_8bit, TMR1\_PWM\_PhaseCorrect\_Mode\_9bit, TMR1\_PWM\_PhaseCorrect\_Mode\_10bit, TMR1\_CTC\_Mode\_Mode\_ICR1, TMR1\_PWM\_Fase\_Mode\_8bit, TMR1\_PWM\_Fase\_Mode\_9bit, TMR1\_PWM\_Fase\_Mode\_10bit, TMR1\_PWM\_Phase\_Freq\_Correct\_Mode\_ICR1, TMR1\_PWM\_Phase\_Freq\_Correct\_Mode\_ICR1A, TMR1\_PWM\_Phase\_Correct\_Mode\_ICR1A, TMR1\_PWM\_Phase\_Correct\_Mode\_ICR1A, TMR1\_CTC\_Mode\_Mode\_ICR1A, TMR1\_Reserved, TMR1\_PWM\_Fase\_Mode\_ICR1, TMR1\_PWM\_Fase\_Mode\_ICR1A }
- enum TMRx u8 tenuCompareOutputMode { TMRx u8 COM Disconnected = (u8)0u, TMRx u8 COM Toggle on Match, TMRx u8 COM Clear on Match, TMRx u8 COM Set on Match, TMRx u8 FastPWM Clear on Match = (u8)2u, TMRx u8 FastPWM Set on Match, TMRx u8 PhasePWM Clear on Match = (u8)2u, TMRx u8 PhasePWM Set on Match }
- enum TMR2 tenuInputCaptureEdgeSelect { TMR2 IO Clock = (u8)0u, TMR2 TOSC Clock }
- enum TMR1 tenuCompareOutputMode { TMR1 COM Disconnected = (u8)0u,
   TMR1 COM Toggle on Match, TMR1 COM Clear on Match, TMR1 COM Set on Match,
   TMR1 FastPWM ToggleA on Match Mode15 = (u8)1u, TMR1 FastPWM Clear on Match = (u8)2u, TMR1 FastPWM Set on Match, TMR1 PhasePWM ToggleA on Match Mode15 = (u8)1u, TMR1 PhasePWM Clear on Match }

• enum <u>TMR1\_tenuInputCaptureEdgeSelect</u> { <u>TMR1\_Capture\_Falling\_Edge</u> = (u8)0u, <u>TMR1\_Capture\_Rising\_Edge</u>, <u>TMR1\_Capture\_Off</u> }

#### **Functions**

- void <u>TMR0 vidSetConfig</u> (<u>TMR0 tstrConfig</u> const \*const pstrConfig)
- void TMR0 vidSRestConfig (TMR0 tstrConfig \*const pstrConfig)
- void <u>TMR0\_vidInit</u> (void)
- void <u>TMR0 vidEnable</u> (void)
- void <u>TMR0\_vidDisable</u> (void)
- void <u>TMR0 vidSetForceOutputCompare</u> (void)
- void <u>TMR0\_vidResetForceOutputCompare</u> (void)
- LBTY tenuErrorStatus TMR2 u8Async (TMR2 tenuInputCaptureEdgeSelect u8Async)
- LBTY tenuErrorStatus TMR0 u8SetMode (TMRx u8 tenuWaveGenerationMode u8Mode)
- <u>LBTY\_tenuErrorStatus\_TMR0\_u8SetOutputMode</u> (<u>TMRx\_u8\_tenuCompareOutputMode</u> u8OutMode)
- <u>LBTY tenuErrorStatus TMR0 u8SetOutputCompare (u8</u> u8Reload)
- <u>LBTY\_tenuErrorStatus</u> <u>TMR0\_u8SetCounter</u> (<u>u8</u> u8Reload)
- <u>LBTY tenuErrorStatus TMR0 u8GetOutputCompare (u8</u> \*pu8Reload)
- LBTY\_tenuErrorStatus TMR0\_u8GetCounter (u8 \*pu8Reload)
- void <u>TMR0\_vidSetCompareNum</u> (<u>u16</u> u16Num)
- void <u>TMR0\_vidGetCompareNum</u> (<u>u16</u> \*pu16Num)
- void TMR0\_vidSetOverflowNum (u16 u16Num)
- void TMR0 vidGetOverflowNum (u16 \*pu16Num)
- void <u>TMR0\_vidGetTicks</u> (<u>u32</u> \*pu32Tick)
- void TMR0\_vidCompareMatch\_Enable (void)
- void TMR0\_vidCompareMatch\_Disable (void)
- void TMR0\_vidSetCompareMatch\_Flag (void)
- void TMR0 vidClrCompareMatch Flag (void)
- void <u>TMR0\_vidOverFlow\_Enable</u> (void)
- void <u>TMR0\_vidOverFlow\_Disable</u> (void)
- void <u>TMR0\_vidSetOverFlow\_Flag</u> (void)
- void TMR0 vidClrOverFlow Flag (void)
- void <u>TMR0 vidSetCallBack CompareMatch</u> (void(\*pCallBack)(void))
- void <u>TMR0\_vidSetCallBack\_OverFlow</u> (void(\*pCallBack)(void))
- void <u>TMR2 vidSetConfig</u> (<u>TMR2 tstrConfig</u> const \*const pstrConfig)
- void <u>TMR2\_vidSRestConfig</u> (<u>TMR2\_tstrConfig</u> \*const pstrConfig)
- void <u>TMR2 vidInit</u> (void)
- void TMR2 vidEnable (void)
- void TMR2\_vidDisable (void)
- void <u>TMR2 vidSetForceOutputCompare</u> (void)
- void TMR2 vidResetForceOutputCompare (void)
- LBTY tenuErrorStatus TMR2 u8SetMode (TMRx u8 tenuWaveGenerationMode u8Mode)
- <u>LBTY tenuErrorStatus TMR2 u8SetOutputMode</u> (<u>TMRx u8 tenuCompareOutputMode</u> u8OutMode)
- LBTY tenuErrorStatus TMR2 u8SetOutputCompare (u8 u8Reload)
- LBTY tenuErrorStatus TMR2 u8SetCounter (u8 u8Reload)
- LBTY tenuErrorStatus TMR2 u8GetOutputCompare (u8 \*pu8Reload)
- <u>LBTY tenuErrorStatus TMR2 u8GetCounter (u8</u> \*pu8Reload)
- void <u>TMR2\_vidSetCompareNum</u> (<u>u16</u> u16Num)
- void <u>TMR2 vidGetCompareNum</u> (<u>u16</u> \*pu16Num)
- void <u>TMR2\_vidSetOverflowNum</u> (u16 u16Num)
- void <u>TMR2 vidGetOverflowNum</u> (<u>u16</u> \*pu16Num)
- void <u>TMR2\_vidGetTicks</u> (<u>u32</u> \*pu32Tick)
- void TMR2 vidCompareMatch Enable (void)
- void TMR2 vidCompareMatch Disable (void)
- void TMR2\_vidSetCompareMatch\_Flag (void)

- void TMR2\_vidClrCompareMatch\_Flag (void)
- void TMR2 vidOverFlow Enable (void)
- void <u>TMR2 vidOverFlow Disable</u> (void)
- void <u>TMR2 vidSetOverFlow Flag</u> (void)
- void TMR2\_vidClrOverFlow\_Flag (void)
- void <u>TMR2 vidSetCallBack CompareMatch</u> (void(\*pCallBack)(void))
- void <u>TMR2 vidSetCallBack OverFlow</u> (void(\*pCallBack)(void))
- void <u>TMR1 vidSetConfig</u> (<u>TMR1 tstrConfig</u> const \*const pstrConfig)
- void TMR1 vidSRestConfig (TMR1 tstrConfig \*const pstrConfig)
- void TMR1 vidInit (void)
- void <u>TMR1 vidEnable</u> (void)
- void TMR1\_vidDisable (void)
- void <u>TMR1 vidInitInputCapture</u> (void)
- void TMR1 vidSetForceOutputCompareA (void)
- void TMR1\_vidResetForceOutputCompareA (void)
- void <u>TMR1 vidSetForceOutputCompareB</u> (void)
- void <u>TMR1\_vidResetForceOutputCompareB</u> (void)
- LBTY\_tenuErrorStatus TMR1\_u8SetMode (TMR1\_tenuWaveGenerationMode u8Mode)
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetOutputModeA</u> (<u>TMR1\_tenuCompareOutputMode\_u8OutMode</u>)
- <u>LBTY tenuErrorStatus TMR1 u8SetOutputModeB</u> (<u>TMR1 tenuCompareOutputMode</u> u8OutMode)
- <u>LBTY\_tenuErrorStatus TMR1\_u8SetInputCapture</u> (<u>u16</u> u16Reload)
- LBTY tenuErrorStatus TMR1 u8SetOutputCompare A (u16 u16Reload)
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetOutputCompare\_B</u> (<u>u16</u> u16Reload)
- <u>LBTY tenuErrorStatus TMR1 u8SetCounter (u16</u> u16Reload)
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8GetInputCapture\_(u16\_\*pu16Reload)</u>
- <u>LBTY\_tenuErrorStatus</u> <u>TMR1\_u8GetOutputCompare\_A</u> (<u>u16</u> \*pu16Reload)
- <u>LBTY tenuErrorStatus</u> <u>TMR1 u8GetOutputCompare B</u> (<u>u16</u> \*pu16Reload)
- LBTY\_tenuErrorStatus TMR1\_u8GetCounter (u16 \*pu16Reload)
- void <u>TMR1 vidSetOverflowNum</u> (<u>u16</u> u16Num)
- void <u>TMR1\_vidGetOverflowNum</u> (<u>u16</u> \*pu16Num)
- void TMR1 vidGetTicks (u32 \*pu32Tick)
- void TMR1 vidInputCapture Enable (void)
- void <u>TMR1\_vidInputCapture\_Disable</u> (void)
- void <u>TMR1 vidSetInputCapture Flag</u> (void)
- void <u>TMR1\_vidClrInputCapture\_Flag</u> (void)
- void <u>TMR1\_vidCompareMatch\_A\_Enable</u> (void)
- void <u>TMR1\_vidCompareMatch\_A\_Disable</u> (void)
- void TMR1 vidSetCompareMatch A Flag (void)
- void TMR1 vidClrCompareMatch A Flag (void)
- void TMR1\_vidCompareMatch\_B\_Enable (void)
- void TMR1\_vidCompareMatch\_B\_Disable (void)
- void <u>TMR1 vidSetCompareMatch B Flag</u> (void)
- void TMR1\_vidClrCompareMatch\_B\_Flag (void)
- void <u>TMR1 vidOverFlow Enable</u> (void)
- void <u>TMR1\_vidOverFlow\_Disable</u> (void)
- void TMR1 vidSetOverFlow Flag (void)
- void <u>TMR1 vidClrOverFlow Flag</u> (void)
- void <u>TMR1 vidSetCallBack CaptureEvent</u> (void(\*pCallBack)(void))
- void <u>TMR1 vidSetCallBack CompareMatch A</u> (void(\*pCallBack)(void))
- void TMR1\_vidSetCallBack\_CompareMatch\_B (void(\*pCallBack)(void))
- void <u>TMR1 vidSetCallBack OverFlow</u> (void(\*pCallBack)(void))

#### **Macro Definition Documentation**

#define TMR0

#define TMR1

#define TMR2

#define TMR\_TICK\_US (1.0f/(F\_CPU/1000000))

# **Enumeration Type Documentation**

enum TMR0 tenuClockSource

#### **Enumerator:**

```
TMR0 NoClockS
      ource_Disable
  TMR0_Fosc_Presc
             aler_1
  TMR0_Fosc_Presc
  TMR0_Fosc_Presc
            aler_64
  TMR0\_Fosc\_Presc
           aler_256
  TMR0_Fosc_Presc
          aler_1024
  TMR0_ExternalCl
   ock_FallingEdge
  TMR0_ExternalCl
    ock_RisinfEdge
29
30
       <u>TMR0 NoClockSource Disable</u> = (u8) 0u,
31
       TMR0 Fosc Prescaler 1,
       TMR0 Fosc Prescaler 8,
TMR0 Fosc Prescaler 64,
33
       TMR0 Fosc Prescaler 256,
TMR0 Fosc Prescaler 1024,
34
35
36
       TMRO ExternalClock FallingEdge,
```

# enum TMR1\_tenuClockSource

Endinerator.		
TMR1_NoClockS		
ource_Disable		
TMR1_Fosc_Presc		
aler_1		
TMR1_Fosc_Presc		
aler_8		
TMR1_Fosc_Presc		
aler_64		
TMR1_Fosc_Presc		
aler_256		
TMR1_Fosc_Presc		

```
aler_1024
  TMR1_ExternalCl
    ock_FallingEdge
  TMR1_ExternalCl
     ock_RisinfEdge
40
41
        \underline{\text{TMR1 NoClockSource Disable}} = (\underline{\text{u8}}) \, 0 \, \text{u}
42
        TMR1 Fosc Prescaler 1,
43
        TMR1 Fosc Prescaler 8,
        TMR1 Fosc Prescaler 64,
44
45
        TMR1 Fosc Prescaler 256,
46
        TMR1 Fosc Prescaler 1024,
47
        TMR1 ExternalClock FallingEdge,
48
        TMR1 ExternalClock RisinfEdge
49 }TMR1 tenuClockSource;
```

#### enum TMR1\_tenuCompareOutputMode

#### **Enumerator:**

```
TMR1_COM_Dis
                    Non PWM Mode
         connected
  TMR1_COM_Tog
      gle_on_Match
  TMR1_COM_Cle
       ar_on_Match
  TMR1_COM_Set_
         on_Match
  TMR1_FastPWM_
                    Fast PWM Mode
  ToggleA_on_Matc
         h Mode15
  TMR1 FastPWM
   Clear_on_Match
  TMR1_FastPWM_
      Set_on_Match
   TMR1_PhasePW
                    Phase PWM Mode
   M_ToggleA_on_
    Match_Mode15
   TMR1_PhasePW
  M_Clear_on_Matc
                 h
   TMR1_PhasePW
   M_Set_on_Match
110
        TMR1 COM Disconnected = (u8) 0u,
112
113
        TMR1 COM Toggle on Match,
114
        TMR1 COM Clear on Match,
115
        TMR1 COM Set on Match,
116
118
        <u>TMR1 FastPWM ToggleA on Match Model5</u> = (u8)1u,
119
        <u>TMR1 FastPWM Clear on Match</u> = (\underline{u8})2\overline{u}, // Non Inverting Mode
                                                 // Inverting Mode
120
        TMR1 FastPWM Set on Match,
121
123
        <u>TMR1 PhasePWM ToggleA on Match Mode15</u> = (u8)1u,
             PhasePWM Clear on Match = (u8)2u, // Low Pulse
124
                                                 // High Pulse
125
        TMR1 PhasePWM Set on Match,
126
127 }TMR1 tenuCompareOutputMode;
```

# enum TMR1 tenulnputCaptureEdgeSelect

Endinciator.		
	TMR1 Capture F	

```
alling_Edge

TMR1_Capture_R
    ising_Edge

TMR1_Capture_O
    ff

129 {
130     TMR1 Capture Falling Edge = (u8) 0u,
131     TMR1 Capture Rising Edge,
132     TMR1 Capture Off
133 } TMR1 tenuInputCaptureEdgeSelect;
```

#### enum TMR1 tenuWaveGenerationMode

```
TMR1_Normal_M
               ode
  TMR1_PWM_Pha
  seCorrect_Mode_8
               bit
  TMR1_PWM_Pha
  seCorrect_Mode_9
  TMR1_PWM_Pha
  seCorrect_Mode_1
              0bit
  TMR1_CTC_Mod
     e_Mode_ICR1
  TMR1_PWM_Fas
      e_Mode_8bit
  TMR1_PWM_Fas
      e_Mode_9bit
  TMR1\_PWM\_Fas
      e_Mode_10bit
  TMR1_PWM_Pha
   se_Freq_Correct_
       Mode_ICR1
  TMR1_PWM_Pha
   se_Freq_Correct_
      Mode_ICR1A
  TMR1 PWM Pha
  se_Correct_Mode_
             ICR1
  TMR1_PWM_Pha
  se_Correct_Mode_
           ICR1A
  TMR1\_CTC\_Mod
    e_Mode_ICR1A
   TMR1_Reserved
  TMR1 PWM Fas
     e_Mode_ICR1
  TMR1 PWM Fas
    e_Mode_ICR1A
69
70
       TMR1 Normal Mode = (u8) 0u,
71
       TMR1 PWM PhaseCorrect Mode 8bit,
72
73
       TMR1 PWM PhaseCorrect Mode 9bit,
       TMR1_PWM_PhaseCorrect_Mode_10bit,
74
       TMR1 CTC Mode Mode ICR1,
                                           //Clear Timer on Compare Match
75
76
       TMR1 PWM Fase Mode 8bit,
TMR1 PWM Fase Mode 9bit,
       TMR1 PWM Fase Mode 10bit
```

```
TMR1 PWM Phase Freq Correct Mode ICR1,

TMR1 PWM Phase Freq Correct Mode ICR1A,

TMR1 PWM Phase Correct Mode ICR1A,

TMR1 PWM Phase Correct Mode ICR1A,

TMR1 PWM Phase Correct Mode ICR1A,

TMR1 CTC Mode Mode ICR1A, //Clear Timer on Compare Match

TMR1 Reserved,

TMR1 PWM Fase Mode ICR1,

TMR1 PWM Fase Mode ICR1A,

TMR1 PWM Fase Mode ICR1A,

TMR1 PWM Fase Mode ICR1A,
```

#### enum TMR2\_tenuClockSource

#### **Enumerator:**

```
TMR2_NoClockS
      ource_Disable
  TMR2_Fosc_Presc
              aler_1
  TMR2_Fosc_Presc
             aler_8
  TMR2_Fosc_Presc
             aler_32
  TMR2_Fosc_Presc
             aler_64
  TMR2_Fosc_Presc
           aler_128
  TMR2_Fosc_Presc
            aler_256
  TMR2_Fosc_Presc
          aler_1024
51
52
        TMR2 NoClockSource Disable = (u8) Ou,
53
        TMR2_Fosc_Prescaler_1,
       TMR2 Fosc Prescaler 8,
TMR2 Fosc Prescaler 32,
54
55
56
       TMR2 Fosc Prescaler 64,
       TMR2 Fosc Prescaler 128,
TMR2 Fosc Prescaler 256,
57
58
59
       TMR2 Fosc Prescaler 1024
60 }TMR2 tenuClockSource;
```

#### enum TMR2\_tenuInputCaptureEdgeSelect

#### **Enumerator:**

#### enum TMRx\_u8\_tenuCompareOutputMode

•	Endinorator		
	TMRx_u8_COM_ Disconnected	Non PWM Mode	
	TMRx_u8_COM_		
	Toggle_on_Match		
	TMRx_u8_COM_		
	Clear_on_Match		

```
TMRx_u8_COM_
      Set_on_Match
   TMRx_u8_FastP
                     Fast PWM Mode
  WM_Clear_on_M
               atch
   TMRx_u8_FastP
  WM_Set_on_Matc
                 h
  TMRx_u8_PhaseP
                     Phase PWM Mode
  WM_Clear_on_M
  TMRx_u8_PhaseP
  WM Set on Matc
90
       TMRx u8 COM Disconnected = (u8) Ou,
91
       TMRx u8 COM Toggle on Match,
       TMRx u8 COM Clear on Match,
92
93
       TMRx u8 COM Set on Match,
94
96
       TMRx u8 FastPWM Clear on Match = (u8)2u, // Non Inverting Mode
97
                                                     // Inverting Mode
       TMRx u8 FastPWM Set on Match,
98
100
        \underline{\text{TMRx u8 PhasePWM Clear on Match}} = (\underline{\text{u8}})2\text{u}, // Low Pulse
101
        TMRx u8 PhasePWM Set on Match,
                                                      // High Pulse
102
103 }TMRx u8 tenuCompareOutputMode;
```

#### enum TMRx\_u8\_tenuWaveGenerationMode

#### **Enumerator:**

```
TMRx_u8_Normal
             Mode
  TMRx_u8_PWM_
 PhaseCorrect_Mod
   TMRx_u8_CTC_
       Mode_Mode
  TMRx_u8_PWM_
        Fase_Mode
62
       TMRx u8 Normal Mode = (u8) Ou,
       TMRx u8 PWM PhaseCorrect Mode,
64
       TMRx u8 CTC Mode Mode,
TMRx u8 PWM Fase Mode
65
                                        //Clear Timer on Compare Match
66
67 }TMRx u8 tenuWaveGenerationMode;
```

#### **Function Documentation**

#### <u>LBTY tenuErrorStatus</u> TMR0\_u8GetCounter (<u>u8</u> \* *pu8Reload*)

# LBTY tenuErrorStatus TMR0\_u8GetOutputCompare (u8 \* pu8Reload)

```
309 {
310    LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
```

```
311    if (pu8Reload != LBTY NULL) {
312         *pu8Reload = S TMRO->m_OCRO;
313    }else{
314         u8RetErrorState = LBTY NULL POINTER;
315    }
316    return u8RetErrorState;
317 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR0\_u8SetCounter (<u>u8</u> u8Reload)

# <u>LBTY tenuErrorStatus</u> TMR0\_u8SetMode (<u>TMRx\_u8\_tenuWaveGenerationMode\_u8Mode</u>)

```
217
218
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
219
        switch(u8Mode){
           case TMRx u8 Normal Mode:
220
221
                S TMRO->m TCCRO.sBits.m WGMx0 = GET BIT(TMRx u8 Normal Mode,
TMRx WGMx0 MASK);
                S TMR0->m TCCR0.sBits.m WGMx1 = GET BIT(TMRx u8 Normal Mode,
TMRx WGMx1 MASK);
223
                break;
224
            case TMRx u8 PWM PhaseCorrect Mode:
225
                TMR0 vidResetForceOutputCompare();
226
                S TMR0->m TCCR0.sBits.m WGMx0 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx0 MASK);
227
                S TMR0->m TCCR0.sBits.m WGMx1 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx1 MASK);
228
                break;
229
            case TMRx u8 CTC Mode Mode:
230
                S_TMR0->m_TCCR0.sBits.m_WGMx0 = GET_BIT(TMRx_u8_CTC_Mode_Mode,
TMRx WGMx0 MASK);
                S TMR0->m TCCR0.sBits.m WGMx1 = GET BIT(TMRx u8 CTC Mode Mode,
TMRx WGMx1 MASK);
232
                break;
233
            case TMRx_u8_PWM_Fase_Mode:
234
                TMR0 vidResetForceOutputCompare();
235
                S TMRO->m TCCRO.sBits.m WGMx0 = GET BIT (TMRx u8 PWM Fase Mode,
TMRx WGMx0 MASK);
236
                S TMR0->m TCCR0.sBits.m WGMx1 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx1 MASK);
237
               break:
238
            default:
239
               u8RetErrorState = LBTY WRITE ERROR;
240
241
       if(u8RetErrorState == LBTY OK) {
242
243
            strTMR0 Config GLB.m TMR Mode = u8Mode;
244
245
        return u8RetErrorState;
246 }
```

Here is the call graph for this function:



# LBTY\_tenuErrorStatus TMR0\_u8SetOutputCompare (u8 u8Reload)

```
289
290 LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
291 if(u8Reload <= LBTY u8MAX) {
292 S TMRO->m OCRO = strTMRO Config GLB.m TMR Compare = u8Reload;
293 }else{
294 u8RetErrorState = LBTY WRITE ERROR;
295 }
```

```
296   return u8RetErrorState;
297 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR0\_u8SetOutputMode (<u>TMRx\_u8\_tenuCompareOutputMode</u> u8OutMode)

```
248
249
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
250
        TMRx u8 tenuWaveGenerationMode u8Mode =
                 (S TMR0->m TCCR0.sBits.m WGMx0<<TMRx WGMx0 MASK) |
(S TMR0->m TCCR0.sBits.m WGMx1<<TMRx WGMx1 MASK);
252 switch(u8Mode){
253
            case TMRx u8 Normal Mode:
            case TMRx u8 CTC Mode Mode:
254
255
                switch(u8OutMode){
                    case TMRx u8 COM Disconnected:
256
S TMR0->m_TCCR0.sBits.m_COMx = TMRx u8 COM Disconnected;
                                                                       break;
257
                     case TMRx u8 COM Toggle on Match:
S TMR0->m TCCR0.sBits.m COMx = TMRx u8 COM Toggle on Match;
                                                                       break;
258
                    case TMRx u8 COM Clear on Match:
S TMR0->m TCCR0.sBits.m_COMx = TMRx u8 COM Clear on Match;
                                                                       break;
                    case TMRx u8 COM Set on Match:
S_TMR0->m_TCCR0.sBits.m_COMx = TMRx_u8_COM_Set_on_Match;
                                                                       break;
260
                     default:
                                u8RetErrorState = LBTY WRITE ERROR;
                                                                          break:
2.61
262
                break;
            case TMRx u8 PWM PhaseCorrect Mode:
263
264
                switch (u8OutMode) {
265
                    case
TMRx u8 PhasePWM Clear on Match:S TMR0->m_TCCR0.sBits.m_COMx =
TMRx u8 PhasePWM Clear on Match;
                                     break;
                    case TMRx u8 PhasePWM Set on Match:
S TMR0->m TCCR0.sBits.m COMx = TMRx u8 PhasePWM Set on Match; 267 default: u8RetErrorState = LBTY WRITE 1
                                                                     break;
267
                                 u8RetErrorState = LBTY WRITE ERROR; break;
268
269
                break;
270
            case TMRx u8 PWM Fase Mode:
               switch(u8OutMode){
271
272
                     case
TMRx_u8_FastPWM_Clear_on_Match:S_TMR0->m_TCCR0.sBits.m_COMx =
TMRx u8 FastPWM Clear on Match;
                                    break;
273
                    case TMRx u8 FastPWM Set on Match:
S TMR0->m_TCCR0.sBits.m_COMx = TMRx u8 FastPWM Set on Match; 274 default: u8RetErrorState = LBTY WRITE
                                                                      break:
                                 u8RetErrorState = LBTY WRITE ERROR; break;
275
276
                break:
277
            default:
278
                u8RetErrorState = LBTY WRITE ERROR;
279
                break;
280
281
      if(u8RetErrorState == LBTY OK) {
   if(u8OutMode != TMRx_u8_COM_Disconnected)
282
283
                 GPIO u8SetPinDirection (TMR OCO PORT, TMR OCO PIN, PIN OUTPUT);
284
            strTMR0 Config GLB.m TMR OutputMode = u8OutMode;
285
286
        return u8RetErrorState;
287 }
```

#### void TMR0\_vidClrCompareMatch\_Flag (void )

```
406 {S TIFR->sBits.m_OCF0 = LBTY RESET;}
```

# void TMR0\_vidClrOverFlow\_Flag (void )

```
412 {S TIFR->sBits.m TOV0 = LBTY RESET;}
```

#### void TMR0\_vidCompareMatch\_Disable (void )

```
403 {S TIMSK->sBits.m OCIE0 = LBTY RESET;}
```

# void TMR0\_vidCompareMatch\_Enable (void )

```
402 {S TIMSK->sBits.m_OCIE0 = LBTY SET;}
```

#### void TMR0\_vidDisable (void )

#### void TMR0\_vidEnable (void )

#### void TMR0\_vidGetCompareNum (<u>u16</u> \* pu16Num)

#### void TMR0\_vidGetOverflowNum (u16 \* pu16Num)

```
392 {
393 *pu16Num = <u>TMR0 u8OverflewNum GLB</u>;
394 }
```

#### void TMR0\_vidGetTicks (u32 \* pu32Tick)

#### void TMR0\_vidInit (void )

```
160
161
        //S SFIOR->sBits.m PSR10 = LBTY SET;
162
163
        //TMR0 vidEnable();
164
        S TMR0->m_TCCR0.sBits.m_CSx = strTMR0 Config GLB.m TMR Prescalar;
        if(strTMR0 Config GLB.m TMR Prescalar == TMR0 ExternalClock FallingEdge ||
165
166
           strTMRO Config GLB.m TMR Prescalar == TMRO ExternalClock RisinfEdge) {
167
            GPIO u8SetPinDirection(<u>TMR EXTO PORT</u>, <u>TMR EXTO PIN</u>, PIN INPUT);
168
        //TMR0 u8SetMode(TMR0 MODE INIT);
169
        S TMR0->m TCCR0.sBits.m WGMx0 = GET BIT(strTMR0 Config GLB.m TMR Mode,
170
TMRx WGMx0 MASK);
171
        S TMR0->m TCCR0.sBits.m WGMx1 = GET BIT(strTMR0 Config GLB.m TMR Mode,
TMRx WGMx1 MASK);
172
        //TMR0 u8SetOutputMode(TMR0 COMPARE OUTPUT MODE);
173
        S TMR0->m TCCR0.sBits.m COMx = strTMR0 Config GLB.m TMR OutputMode;
        if(S TMR0->m_TCCR0.sBits.m_COMx != TMRx u8 COM Disconnected)
174
175
            GPIO_u8SetPinDirection(TMR OCO PORT, TMR OCO PIN, PIN_OUTPUT);
176
        //TMR0 vidResetForceOutputCompare();
        S_TMR0->m_TCCR0.sBits.m_FOCx = strTMR0 Config GLB.m_TMR FOC;
177
178
179 #if defined(TMR0)
        //TMR0 u8SetOutputCompare(TMR0 OUTPUT COMPARE INIT);
180
181
        S TMR0->m OCR0 = strTMR0 Config GLB.m TMR Compare;
        //TMR0_u8SetCounter(TMR0_COUNTER_INIT);
182
183
        S TMR0->m TCNT0 = strTMR0 Config GLB.m TMR Reload;
184 #elif defined(PWM0)
185
       PWM vidDisable OCO();
        PWM_u8SetFreq_OC0(strTMR0 Config GLB.m_TMR Freq);
186
187
        PWM_u8SetDuty_OC0(strTMR0 Config GLB.m_TMR_Duty);
188
        TMR0 Reload Delay = TMRx RELOAD DELAY[strTMR0 Config GLB.m TMR Prescalar];
189 #endif
190
        S TIMSK->sBits.m OCIE0 = strTMR0 Config GLB.m TMR OCIE;
191
192
        S TIMSK->sBits.m TOIE0 = strTMR0 Config GLB.m TMR OVIE;
193
194
        S TIFR->sBits.m OCF0 = LBTY RESET;
195
                              = LBTY RESET;
        S TIFR->sBits.m TOV0
196 }
```

Here is the caller graph for this function:

```
TMR0_vidSetConfig

TMR0_vidInit

TMR0_vidSRestConfig
```

#### void TMR0\_vidOverFlow\_Disable (void )

```
409 {S TIMSK->sBits.m TOIE0 = LBTY RESET;}
```

#### void TMR0\_vidOverFlow\_Enable (void )

```
408 {<u>S_TIMSK</u>->sBits.m_TOIE0 = <u>LBTY_SET;</u>}
```

# void TMR0\_vidResetForceOutputCompare (void )

Here is the caller graph for this function:

```
TMR0_vidResetForceOutput Compare
```

#### void TMR0\_vidSetCallBack\_CompareMatch (void(\*)(void) pCallBack)

```
414 {
415 if(*pCallBack == <u>LBTY NULL</u>) return;
416 pFuncCallBack TMR0 CompareMatch = pCallBack;
417 }
```

# 

```
418
419 if(*pCallBack == LBTY NULL) return;
420 pFuncCallBack TMRO OverFlow = pCallBack;
421 }
```

#### void TMR0\_vidSetCompareMatch\_Flag (void )

```
405 {S TIFR \rightarrow sBits.m_OCF0 = LBTY SET;}
```

# void TMR0\_vidSetCompareNum (u16 u16Num)

#### void TMR0 vidSetConfig (TMR0 tstrConfig const \*const pstrConfig)

Here is the call graph for this function:



#### void TMR0 vidSetForceOutputCompare (void )

# void TMR0\_vidSetOverFlow\_Flag (void )

```
411 {S TIFR->sBits.m TOV0 = LBTY SET;}
```

#### void TMR0 vidSetOverflowNum (u16 u16Num)

```
389 {
```

```
390 <u>TMRO u8OverflewNum GLB</u> = u16Num;
391 }
```

# void TMR0\_vidSRestConfig (TMR0\_tstrConfig \*const pstrConfig)

```
141 #if defined (PWMO)
       strTMR0 Config GLB.m TMR Freq
                                        = PWM0 FREQ INIT;
142
143
       strTMR0 Config GLB.m TMR Duty
                                        = PWM0 DUTY INIT;
144 #endif
145
      strTMR0 Config GLB.m TMR Reload
                                        = TMR0 COUNTER INIT;
       = TMR0_OUTPUT_COMPARE_INIT;
146
147
                                        = TMR0 MODE_INIT;
148
      strTMR0 Config GLB.m TMR Mode
149
       strTMRO Config GLB.m TMR OutputMode = TMRO COMPARE OUTPUT MODE;
       strTMR0 Config GLB.m TMR FOC
                                        = LBTY RESET;
150
                                        = TMR0 OVERFLOW INTERRUPT INIT STATE;
151
       strTMR0 Config GLB.m TMR OVIE
152
       strTMR0 Config GLB.m TMR OCIE
TMRO COMPARE MATCH INTERRUPT INIT STATE;
153
154
       if(pstrConfig != LBTY_NULL) {
155
           *pstrConfig = strTMR0 Config GLB;
156
       TMR0 vidInit();
157
158 }
```

Here is the call graph for this function:



# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8GetCounter (<u>u16</u> \* *pu16Reload*)

### <u>LBTY\_tenuErrorStatus</u> TMR1\_u8GetInputCapture (<u>u16</u> \* *pu16Reload*)

# LBTY\_tenuErrorStatus TMR1\_u8GetOutputCompare\_A (u16 \* pu16Reload)

```
1150 {
1151    LBTY_tenuErrorStatus_u8RetErrorState = LBTY_OK;
1152    if(pu16Reload != LBTY_NULL) {
1153         *pu16Reload = S_TMR1->m_OCR1A.u16Reg;
1154    }else {
1155         u8RetErrorState = LBTY_NULL_POINTER;
1156    }
1157    return_u8RetErrorState;
1158 }
```

### LBTY\_tenuErrorStatus TMR1\_u8GetOutputCompare\_B (u16 \* pu16Reload)

```
1160 {
1161    LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
1162    if (pu16Reload != LBTY NULL) {
1163        *pu16Reload = S TMR1->m_OCR1B.u16Reg;
1164    }else {
1165        u8RetErrorState = LBTY NULL POINTER;
1166    }
1167    return u8RetErrorState;
1168 }
```

# LBTY\_tenuErrorStatus TMR1\_u8SetCounter (u16 u16Reload)

# LBTY\_tenuErrorStatus TMR1\_u8SetInputCapture (u16 u16Reload)

# <u>LBTY tenuErrorStatus</u> TMR1\_u8SetMode (<u>TMR1 tenuWaveGenerationMode</u> u8Mode)

```
962
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
963
        switch (u8Mode) {
964
           case TMRx u8 Normal Mode:
            case TMR1 PWM PhaseCorrect Mode 8bit:
case TMR1 PWM PhaseCorrect Mode 9bit:
965
966
967
            case TMR1 PWM PhaseCorrect Mode 10bit:
968
            case TMR1 CTC Mode Mode ICR1:
969
            case TMR1 PWM Fase Mode 8bit:
970
           case <u>TMR1 PWM Fase Mode 9bit</u>:
971
            case TMR1 PWM Fase Mode 10bit:
972
           case TMR1 PWM Phase Freq Correct Mode ICR1:
973
            case TMR1 PWM Phase Freq Correct Mode ICR1A:
           case TMR1 PWM Phase Correct Mode ICR1:
974
975
           case TMR1 PWM Phase Correct Mode ICR1A:
976
            case TMR1 CTC Mode Mode ICR1A:
977
           case TMR1 PWM Fase Mode ICR1:
978
            case TMR1 PWM Fase Mode ICR1A:
979
               TMR1 vidSetWaveGenerationMode (u8Mode);
980
                break;
981
            default:
982
                u8RetErrorState = LBTY WRITE ERROR;
983
                break:
984
985
        return u8RetErrorState;
```

Here is the call graph for this function:

```
TMR1_u8SetMode TMR1_vidSetWaveGenerationMode
```

## LBTY tenuErrorStatus TMR1\_u8SetOutputCompare\_A (u16 u16Reload)

# LBTY\_tenuErrorStatus TMR1\_u8SetOutputCompare\_B (u16 u16Reload)

```
1126  }
1127  return u8RetErrorState;
1128 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8SetOutputModeA (<u>TMR1\_tenuCompareOutputMode</u> u8OutMode)

```
988
989
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
        TMR1 tenuWaveGenerationMode u8Mode
                 (S TMR1->m TCCR1A.sBits.m WGM10<<TMRx WGMx0 MASK) |
(S TMR1->m_TCCR1A.sBits.m_WGM11<<<TMRx WGMx1 MASK) |
               (S TMR1->m TCCR1B.sBits.m WGM12<<TMRx WGMx2 MASK) |
(S TMR1->m TCCR1B.sBits.m WGM13<<TMRx WGMx3 MASK);
993
994
        switch (u8Mode) {
         case TMRx u8 Normal Mode:
995
            case TMR1 CTC Mode Mode ICR1:
case TMR1 CTC Mode Mode ICR1A:
996
997
998
                switch(u8OutMode){
                                                       S TMR1->m_TCCR1A.sBits.m_COM1A
999
                    case <u>TMR1 COM Disconnected</u>:
                                  break;
= <u>TMR1 COM Disconnected</u>;
1000
                      case TMR1 COM Toggle on Match: S TMR1->m TCCR1A.sBits.m COM1A
= TMR1 COM Toggle on Match;
                                 break:
1001
                     case TMR1 COM Clear on Match: S TMR1->m TCCR1A.sBits.m COM1A
= TMR1
      COM Clear on Match;
                                  break;
                     case TMR1 COM Set on Match:
                                                      S TMR1->m TCCR1A.sBits.m COM1A
                     tch; break;
default: u8RetErrorState = LBTY WRITE ERROR;
= TMR1 COM Set on Match;
1003
                                                                             break;
1004
1005
                 break;
1006
             case TMR1 PWM PhaseCorrect Mode 8bit:
             case TMR1 PWM PhaseCorrect Mode 9bit:
1007
1008
             case TMR1 PWM PhaseCorrect Mode 10bit:
1009
            case TMR1 PWM Phase Freq Correct Mode ICR1:
1010
             case TMR1 PWM Phase Freq Correct Mode ICR1A:
             case TMR1 PWM Phase Correct Mode ICR1:
1011
             case TMR1 PWM Phase Correct Mode ICR1A:
1012
              switch(u8OutMode){
1013
1014
                     case
TMR1 PhasePWM ToggleA on Match Model5:S TMR1->m_TCCR1A.sBits.m_COM1A =
TMR1 PhasePWM ToggleA on Match Model5; break;
                      case TMR1 PhasePWM Clear on Match:
1015
S TMR1->m TCCR1A.sBits.m COM1A = TMR1 PhasePWM Clear on Match;
                                                                             break;
                     case TMR1 PhasePWM Set on Match:
S_TMR1->m_TCCR1A.sBits.m_COM1A = TMR1 PhasePWM Set on Match;
                                                                             break:
                     default: u8RetErrorState = LBTY WRITE ERROR;
                                                                             break;
1018
1019
                 break;
1020
            case TMR1 PWM Fase Mode 8bit:
1021
             case TMR1 PWM Fase Mode 9bit:
1022
             case TMR1 PWM Fase Mode 10bit:
1023
             case TMR1 PWM Fase Mode ICR1:
1024
             case TMR1 PWM Fase Mode ICR1A:
1025
                 switch(u8OutMode){
1026
                     case
TMR1 FastPWM ToggleA on Match Mode15:S TMR1->m_TCCR1A.sBits.m_COM1A =
TMR1 FastPWM ToggleA on Match Model5;
                                          break;
                     case TMR1 FastPWM Clear on Match:
1027
S TMR1->m TCCR1A.sBits.m COM1A = TMR1 FastPWM Clear on Match;
                                                                             break;
1028
                     case TMR1 FastPWM Set on Match:
S TMR1->m_TCCR1A.sBits.m_COM1A = TMR1 FastPWM Set on Match;
1029 default: u8RetErrorState = LBTY_WRITE_ERROR;
                                                                             break;
1030
1031
                 break:
1032
             default:
1033
                 u8RetErrorState = LBTY WRITE ERROR;
1034
                 break;
1035
1036
         if(u8RetErrorState == LBTY OK){
             if (u8OutMode != TMR1 COM Disconnected)
1037
1038
                  GPIO_u8SetPinDirection(<u>TMR OC1A PORT</u>, <u>TMR OC1A PIN</u>, PIN_OUTPUT);
              strTMR1 Config GLB.m TMR OutputModeA = u8OutMode;
1039
1040
1041
        return u8RetErrorState;
```

# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8SetOutputModeB (<u>TMR1\_tenuCompareOutputMode</u> u8OutMode)

```
1044
1045
         <u>LBTY tenuErrorStatus</u> u8RetErrorState = <u>LBTY OK</u>;
1046
         TMR1 tenuWaveGenerationMode u8Mode
1047
                  (S TMR1->m TCCR1A.sBits.m WGM10<<TMRx WGMx0 MASK) |
(S TMR1->m TCCR1A.sBits.m WGM11<<TMRx WGMx1 MASK)
                 (S TMR1->m TCCR1B.sBits.m WGM12<<<TMRx WGMx2 MASK) |
(S TMR1->m TCCR1B.sBits.m WGM13<<TMRx WGMx3 MASK);
1049
1050
         switch(u8Mode){
            case TMRx u8 Normal Mode:
case TMR1 CTC Mode Mode ICR1:
1051
1052
             case TMR1 CTC Mode Mode ICR1A:
1053
1054
                 switch (u8OutMode) {
1055
                    case TMR1 COM Disconnected:
                                                     S TMR1->m TCCR1A.sBits.m COM1B
= TMR1 COM Disconnected;
                                 break;
1056
                     case TMR1 COM Toggle on Match: S TMR1->m_TCCR1A.sBits.m_COM1B
                                break;
= TMR1 COM Toggle on Match;
1057
                      case TMR1 COM Clear on Match: S TMR1->m TCCR1A.sBits.m COM1B
= TMR1 COM Clear on Match;
                                break:
1058
                     case TMR1 COM Set on Match:
                                                     S TMR1->m TCCR1A.sBits.m COM1B
= TMR1
      COM Set on Match;
                                  break;
                               u8RetErrorState = LBTY WRITE ERROR;
1059
                     default:
1060
               break;
1061
1062
           case TMR1 PWM PhaseCorrect Mode 8bit:
1063
             case TMR1 PWM PhaseCorrect Mode 9bit:
            case TMR1 PWM PhaseCorrect Mode 10bit:
1064
1065
            case TMR1 PWM Phase Freq Correct Mode ICR1:
1066
             case TMR1 PWM Phase Freq Correct Mode ICR1A:
1067
             case TMR1 PWM Phase Correct Mode ICR1:
1068
             case TMR1 PWM Phase Correct Mode ICR1A:
1069
                switch(u8OutMode){
1070
                      case
TMR1 PhasePWM ToggleA on Match Mode15:S TMR1->m_TCCR1A.sBits.m_COM1B =
TMR1 PhasePWM ToggleA on Match Mode15; break;
1071
                     case TMR1 PhasePWM Clear on Match:
S TMR1->m TCCR1A.sBits.m COM1B = TMR1 PhasePWM Clear on Match;
                                                                            break:
                     case TMR1 PhasePWM Set on Match:
1072
S TMR1 ->m_TCCR1A.sBits.m_COM1B = TMR1 PhasePWM Set on Match;
1073 default: u8RetErrorState = LBTY WRITE ERROR;
                                                                            break;
1074
1075
                 break;
1076
            case TMR1 PWM Fase Mode 8bit:
1077
             case TMR1 PWM Fase Mode 9bit:
            case TMR1 PWM Fase Mode 10bit:
1078
1079
             case TMR1 PWM Fase Mode ICR1:
1080
             case TMR1 PWM Fase Mode ICR1A:
1081
                switch(u8OutMode){
1082
                     case
TMR1 FastPWM ToggleA on Match Mode15:S TMR1->m_TCCR1A.sBits.m_COM1B =
TMR1 FastPWM ToggleA on Match Mode15; break;
1083
                      case TMR1 FastPWM Clear on Match:
S TMR1->m TCCR1A.sBits.m COM1B = TMR1 FastPWM Clear on Match;
                                                                            break;
1084 case TMR1 FastPWM Set on Match:
S TMR1->m TCCR1A.sBits.m COM1B = TMR1 FastPWM Set on Match;
                                                                             break:
                     default: u8RetErrorState = LBTY WRITE ERROR;
1085
1086
1087
                 break;
1088
             default:
1089
                 u8RetErrorState = LBTY WRITE ERROR;
1090
1091
1092
         if(u8RetErrorState == LBTY_OK) {
            if(u8OutMode != TMR1 COM Disconnected)
1093
1094
                 GPIO u8SetPinDirection (TMR OC1B PORT, TMR OC1B PIN, PIN OUTPUT);
1095
             strTMR1 Config GLB.m TMR OutputModeB = u8OutMode;
1096
1097
         return u8RetErrorState;
1098 }
```

# void TMR1\_vidClrCompareMatch\_A\_Flag (void )

```
1348 {S TIFR->sBits.m OCF1A = LBTY RESET;}
```

## void TMR1\_vidClrCompareMatch\_B\_Flag (void )

```
1354 {S TIFR->sBits.m OCF1B = LBTY RESET;}
```

# void TMR1\_vidClrInputCapture\_Flag (void )

```
1342 {S TIFR->sBits.m ICF1 = LBTY RESET;}
```

#### void TMR1 vidClrOverFlow Flag (void )

```
1360 {S TIFR->sBits.m TOV1 = LBTY RESET;}
```

### void TMR1\_vidCompareMatch\_A\_Disable (void )

```
1345 {S TIMSK->sBits.m OCIE1A = LBTY RESET;}
```

# void TMR1\_vidCompareMatch\_A\_Enable (void )

```
1344 {S TIMSK->sBits.m OCIE1A = LBTY SET;}
```

### void TMR1 vidCompareMatch B Disable (void )

```
1351 {S TIMSK->sBits.m OCIE1B = LBTY RESET;}
```

### void TMR1\_vidCompareMatch\_B\_Enable (void )

```
1350 {S TIMSK->sBits.m OCIE1B = LBTY SET;}
```

### void TMR1 vidDisable (void)

# void TMR1\_vidEnable (void )

# void TMR1\_vidGetOverflowNum (u16 \* pu16Num)

```
1328 {
1329 *pu16Num = <u>TMR1 u8OverflewNum GLB</u>;
1330 }
```


# void TMR1\_vidGetTicks (u32 \* pu32Tick)

### void TMR1 vidInit (void)

```
848
849
850
        //S SFIOR->sBits.m PSR10 = LBTY SET;
851
852
        // TMR1 u8SetMode(TMR1 MODE INIT);
        S TMR1->m_TCCR1A.sBits.m_WGM10 = GET BIT(strTMR1 Config GLB.m_TMR Mode,
853
TMRx WGMx0 MASK);
       S TMR1->m TCCR1A.sBits.m WGM11 = GET BIT(strTMR1 Config GLB.m TMR Mode,
TMRx WGMx1 MASK);
855
       S TMR1->m_TCCR1B.sBits.m_WGM12 = GET BIT(strTMR1 Config GLB.m_TMR Mode,
      S TMR1->m TCCR1B.sBits.m WGM13 = GET BIT(strTMR1 Config GLB.m TMR Mode,
TMRx WGMx3 MASK);
857
```

```
858
        // TMR1 u8SetOutputModeA(TMR1 COMPARE OUTPUT A MODE);
         // TMR1_u8SetOutputModeB(TMR1_COMPARE_OUTPUT_B_MODE);
859
860
        S TMR1->m TCCR1A.sBits.m FOC1A = strTMR1 Config GLB.m TMR FOCA;
         S TMR1->m TCCR1A.sBits.m FOC1B = strTMR1 Config GLB.m TMR FOCB;
861
        S TMR1->m TCCR1A.sBits.m COM1A = strTMR1 Config GLB.m TMR OutputModeA;
S TMR1->m TCCR1A.sBits.m COM1B = strTMR1 Config GLB.m TMR OutputModeB;
862
863
864
865
         if(strTMR1 Config GLB.m TMR OutputModeA != TMR1 COM Disconnected)
             GPIO u8SetPinDirection(TMR OC1A PORT, TMR OC1A PIN, PIN OUTPUT);
866
         867
868
869
870
         //TMR1 vidEnable();
         S TMR1->m TCCR1B.sBits.m_CS1 = strTMR1 Config GLB.m TMR Prescalar;
871
        if(strTMR1 Config GLB.m TMR Prescalar == TMR1 ExternalClock FallingEdge ||
strTMR1 Config GLB.m TMR Prescalar == TMR1 ExternalClock RisinfEdge) {
872
873
874
             {\tt GPIO\_u8SetPinDirection} \, (\underline{{\tt TMR\_EXT0\_PORT}}, \,\, \underline{{\tt TMR\_EXT0\_PIN}}, \,\, \underline{{\tt PIN}\_{\tt INPUT}}) \,;
875
             GPIO u8SetPinDirection (TMR EXT1 PORT, TMR EXT1 PIN, PIN INPUT);
876
         //TMR1 vidInitInputCapture();
877
878
         S TMR1->m_TCCR1B.sBits.m_ICNC1 = strTMR1 Config GLB.m TMR InputNoise;
879
         S TMR1->m TCCR1B.sBits.m ICES1 = strTMR1 Config GLB.m TMR InputEdge;
880
        if(strTMR1 Config GLB.m TMR InputEdge != TMR1 Capture Off) {
             GPIO_u8SetPinDirection(TMR ICP1 PORT, TMR ICP1 PIN, PIN_INPUT);
881
882
883
884 #if defined(TMR1)
885
        //TMR1_u8SetInputCapture(TMR1_INPUT_CAPTURE_INIT);
        S TMR1->m ICR1.u16Reg = strTMR1 Config GLB.m TMR Input;
886
887
        //TMR1 u8SetOutputCompare A(TMR1 OUTPUT COMPARE A INIT);
        S TMR1->m_OCR1A.u16Reg = strTMR1 Config GLB.m TMR CompareA;
//TMR1_u8SetOutputCompare_B(TMR1_OUTPUT_COMPARE_B_INIT);
888
889
890
        S TMR1->m OCR1B.u16Reg = strTMR1 Config GLB.m TMR CompareB;
891
         //TMR1 u8SetCounter(TMR1 COUNTER INIT);
         S TMR1->m TCNT1.u16Reg = strTMR1 Config GLB.m TMR Reload;
892
893 #elif defined (PWM1)
894
        PWM vidDisable OC1x();
895
        PWM u8SetFreq OC1x(strTMR1 Config GLB.m TMR Freq);
896
897
         PWM_u8SetDuty_OC1A(strTMR1 Config GLB.m_TMR_Duty_A);
898
         if(strTMR1 Config GLB.m TMR OutputModeB != TMR1 COM Disconnected)
899
900
             PWM u8SetDuty OC1B(strTMR1 Config GLB.m TMR Duty B);
901
902
        TMR1_Reload_Delay = TMRx RELOAD DELAY[strTMR1 Config GLB.m TMR Prescalar];
903 #endif
904
905
        S TIMSK->sBits.m TICIE1 = strTMR1 Config GLB.m TMR TICIE;
        S TIMSK->sBits.m_OCIE1A = strTMR1 Config GLB.m_TMR OCIEA;
S TIMSK->sBits.m_OCIE1B = strTMR1 Config GLB.m_TMR OCIEB;
906
907
        S TIMSK->sBits.m TOIE1 = strTMR1 Config GLB.m TMR TOIE;
908
909
910
        S TIFR->sBits.m ICF1
                                   = LBTY RESET;
        S TIFR->sBits.m_OCF1A
S TIFR->sBits.m_OCF1B
                                  = LBTY RESET;
= LBTY RESET;
911
912
913
         S TIFR->sBits.m TOV1
                                   = LBTY RESET;
914 }
```

Here is the caller graph for this function:



## void TMR1\_vidInitInputCapture (void )

```
void TMR1_vidInputCapture_Disable (void )
```

```
1339 {S TIMSK->sBits.m TICIE1 = LBTY RESET;}
```

## void TMR1\_vidInputCapture\_Enable (void )

```
1338 {S TIMSK->sBits.m TICIE1 = LBTY SET;}
```

### void TMR1\_vidOverFlow\_Disable (void )

```
1357 {S TIMSK->sBits.m TOIE1 = LBTY RESET;}
```

#### void TMR1 vidOverFlow Enable (void )

```
1356 {S TIMSK->sBits.m TOIE1 = LBTY SET;}
```

# void TMR1\_vidResetForceOutputCompareA (void )

```
941 {
942    <u>S TMR1</u>->m_TCCR1A.sBits.m_FOC1A = <u>strTMR1 Config GLB.m TMR FOCA</u> =

<u>LBTY RESET;</u>
943 }
```

# void TMR1\_vidResetForceOutputCompareB (void )

```
949
950 S TMR1->m_TCCR1A.sBits.m_FOC1B = strTMR1_Config_GLB.m_TMR_FOCB = LBTY_RESET;
951 }
```

# void TMR1\_vidSetCallBack\_CaptureEvent (void(\*)(void) pCallBack)

```
1362 {
1363    if(*pCallBack == <u>LBTY NULL</u>) return;
1364    <u>pFuncCallBack TMR1 CaptureEven</u> = pCallBack;
1365 }
```

# void TMR1\_vidSetCallBack\_CompareMatch\_A (void(\*)(void) pCallBack)

```
1366 {
1367 if(*pCallBack == LBTY NULL) return;
1368 pFuncCallBack TMR1 CompareMatch A = pCallBack;
1369 }
```

#### void TMR1 vidSetCallBack CompareMatch B (void(\*)(void) pCallBack)

```
1370 {
1371 if(*pCallBack == <u>LBTY NULL</u>) return;
1372 <u>pFuncCallBack TMR1 CompareMatch B</u> = pCallBack;
1373 }
```

# void TMR1\_vidSetCallBack\_OverFlow (void(\*)(void) pCallBack)

## void TMR1\_vidSetCompareMatch\_A\_Flag (void )

```
1347 {S TIFR->sBits.m OCF1A = LBTY SET;}
```

## void TMR1\_vidSetCompareMatch\_B\_Flag (void )

```
1353 {S TIFR->sBits.m OCF1B = LBTY SET;}
```

### void TMR1\_vidSetConfig (TMR1\_tstrConfig const \*const pstrConfig)

Here is the call graph for this function:



# void TMR1\_vidSetForceOutputCompareA (void )

```
937
938
S TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1 Config GLB.m_TMR FOCA = LBTY SET;
939 }
```

### void TMR1\_vidSetForceOutputCompareB (void )

```
945

946  <u>S TMR1</u>->m_TCCR1A.sBits.m_FOC1B = <u>strTMR1 Config GLB.m TMR FOCB</u> = <u>LBTY SET</u>;

947 }
```

### void TMR1 vidSetInputCapture Flag (void )

```
1341 {S_TIFR->sBits.m_ICF1 = LBTY_SET;}
```

## void TMR1\_vidSetOverFlow\_Flag (void )

```
1359 {S TIFR->sBits.m TOV1 = LBTY SET;}
```

# void TMR1\_vidSetOverflowNum (u16 u16Num)

# void TMR1\_vidSRestConfig (TMR1 tstrConfig \*const pstrConfig)

```
820 #if defined(PWM1)
                                               = PWM1_FREQ_INIT;
821
        strTMR1 Config GLB.m_TMR_Freq
822
        strTMR1 Config GLB.m TMR Duty A
                                             = PWM1A DUTY INIT;
        strTMR1 Config GLB.m TMR Duty B
                                               = PWM1B DUTY INIT;
824 #endif
       strTMR1 Config GLB.m TMR Reload
strTMR1 Config GLB.m TMR Input
                                               = TMR1_COUNTER_INIT;
825
                                              = TMR1 INPUT CAPTURE INIT;
826
        strTMR1 Config GLB.m TMR CompareA = TMR1 OUTPUT COMPARE A INIT;
strTMR1 Config GLB.m TMR CompareB = TMR1 OUTPUT COMPARE B INIT;
827
828
        strTMR1 Config GLB.m TMR CompareB
                                             = TMR1_CLOCK_SOURCE;
= TMR1_MODE_INIT;
        strTMR1 Config GLB.m TMR Prescalar
829
830
        strTMR1 Config GLB.m TMR Mode
831
        strTMR1 Config GLB.m TMR OutputModeA = TMR1 COMPARE_OUTPUT_A MODE;
        strTMR1 Config GLB.m TMR OutputModeB = TMR1 COMPARE OUTPUT B MODE;
832
833
                                               = LBTY RESET;
        strTMR1 Config GLB.m TMR FOCA
                                               = LBTY RESET;
        strTMR1 Config GLB m TMR FOCB
834
        strTMR1 Config GLB.m TMR TICIE
strTMR1 Config GLB.m TMR OCIEA
835
                                              = TMR1 INPUT CAPTURE INTERRUPT STATE;
TMR1 COMPARE A MATCH INTERRUPT STATE;
        strTMR1 Config GLB m TMR OCIEB
837
TMR1 COMPARE B MATCH INTERRUPT STATE;
                                               = TMR1 OVERFLOW INTERRUPT STATE;
838
       strTMR1 Config GLB.m TMR TOIE
        839
        strTMR1 Config GLB.m TMR InputEdge
840
841
842
        if(pstrConfig != LBTY NULL) {
            *pstrConfig = strTMR1 Config GLB;
843
844
        TMR1 vidInit();
845
846 }
```

Here is the call graph for this function:

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8Async (<u>TMR2\_tenuInputCaptureEdgeSelect</u> u8Async)

```
554
555
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
556
        switch(u8Async){
557
            case TMR2 IO Clock:
case TMR2 TOSC Clock:
558
559
560
                 S TIMSK->sBits.m_OCIE2 = LBTY RESET;
                 S TIMSK->sBits.m TOIE2 = LBTY RESET;
561
562
                 S TMR2->m ASSR.sBits.m AS2 = strTMR2 Config GLB.m TMR AsyClock =
u8Asvnc;
                if(u8Async == TMR2 TOSC Clock){
563
```

```
GPIO u8SetPinDirection(TMR OSC1 PORT, TMR OSC1 PIN, PIN INPUT);
564
565
                    GPIO_u8SetPinDirection(TMR OSC2 PORT, TMR OSC2 PIN, PIN_INPUT);
566
567
                break;
568
            default:
569
               u8RetErrorState = LBTY WRITE ERROR;
570
                break;
571
572
573
        return u8RetErrorState;
574 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8GetCounter (<u>u8</u> \* *pu8Reload*)

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8GetOutputCompare (<u>u8</u> \* *pu8Reload*)

# LBTY tenuErrorStatus TMR2 u8SetCounter (u8 u8Reload)

Here is the call graph for this function:



# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8SetMode (<u>TMRx\_u8\_tenuWaveGenerationMode</u> u8Mode)

```
576
                                                                                {
577
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
578
        TMR2 vidControlUpdateBusy();
579
        switch (u8Mode) {
580
            case TMRx u8 Normal Mode:
581
                S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT(TMRx u8 Normal Mode,
TMRx WGMx0 MASK);
                S TMR2->m_TCCR2.sBits.m_WGMx1 = GET BIT(TMRx_u8 Normal Mode,
582
TMRx WGMx1 MASK);
583
                break:
584
            case TMRx u8 PWM PhaseCorrect Mode:
585
                S TMR2->m TCCR2.sBits.m WGMx0 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx0 MASK);
586
                S TMR2->m TCCR2.sBits.m WGMx1 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx1 MASK);
587
               break;
            case TMRx u8 CTC Mode Mode:
588
                S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT(TMRx u8 CTC Mode Mode,
589
```

```
S TMR2->m TCCR2.sBits.m WGMx1 = GET BIT(TMRx u8 CTC Mode Mode,
TMRx WGMx1 MASK);
591
                break;
592
            case TMRx u8 PWM Fase Mode:
593
                S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx0 MASK);
594
                S TMR2->m TCCR2.sBits.m WGMx1 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx1 MASK);
595
                break;
596
            default:
597
               u8RetErrorState = <u>LBTY_WRITE_ERROR</u>;
598
                break;
599
        if (u8RetErrorState == LBTY OK) {
600
601
            strTMR2 Config GLB.m TMR Mode = u8Mode;
602
603
        return u8RetErrorState;
604 }
```

Here is the call graph for this function:



# LBTY\_tenuErrorStatus TMR2\_u8SetOutputCompare (u8 u8Reload)

```
LBTY_tenuErrorStatus u8RetErrorState = LBTY OK;
649
650
        if(u8Reload <= LBTY u8MAX){
            TMR2 vidCompareUpdateBusy();
651
652
            S TMR2->m_OCR2 = strTMR2 Config GLB.m TMR Compare = u8Reload;
653
        }else{
654
            u8RetErrorState = LBTY WRITE ERROR;
655
656
        return u8RetErrorState;
657 }
```

Here is the call graph for this function:



# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8SetOutputMode (<u>TMRx\_u8\_tenuCompareOutputMode</u> u8OutMode)

```
606
607
        <u>LBTY tenuErrorStatus</u> u8RetErrorState = <u>LBTY OK</u>;
608
        TMRx u8 tenuWaveGenerationMode u8Mode =
                 (S TMR2->m TCCR2.sBits.m WGMx0<<TMRx WGMx0 MASK) |
(S TMR2->m TCCR2.sBits.m_WGMx1<<TMRx WGMx1 MASK);
        TMR2 vidControlUpdateBusy();
610
611
        switch(u8Mode){
612
            case TMRx u8 Normal Mode:
            case TMRx u8 CTC Mode Mode:
613
614
                switch(u8OutMode){
                    case TMRx u8 COM Disconnected:
615
S TMR2->m TCCR2.sBits.m COMx = TMRx u8 COM Disconnected;
                                                                       break;
                    case TMRx u8 COM Toggle on Match:
S TMR2->m TCCR2.sBits.m_COMx = TMRx u8 COM Toggle on Match;
                                                                       break;
617
                    case TMRx u8 COM Clear on Match:
S TMR2->m TCCR2.sBits.m COMx = TMRx u8 COM Clear on Match;
                                                                       break;
618
                    case TMRx u8 COM Set on Match:
S TMR2 ->m TCCR2.sBits.m COMx = TMRx u8 COM Set on Match;
619 default: u8RetErrorState = LBTY W
                                                                       break;
                                u8RetErrorState = LBTY WRITE ERROR;
                                                                          break:
620
621
                break;
622
            case TMRx u8 PWM PhaseCorrect Mode:
                switch(u8OutMode){
623
62.4
                     case
TMRx_u8_PhasePWM_Clear_on_Match:S_TMR2->m_TCCR2.sBits.m_COMx =
TMRx u8 PhasePWM Clear on Match;
                                     break;
                    case TMRx u8 PhasePWM Set on Match:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx u8 PhasePWM Set on Match;
                                                                     break;
                                 u8RetErrorState = LBTY WRITE ERROR; break;
62.6
                    default:
627
628
                break;
          case TMRx u8 PWM Fase Mode:
629
```

```
630
              switch(u8OutMode){
631
                  case
TMRx u8 FastPWM Clear on Match:S TMR2->m TCCR2.sBits.m COMx =
TMRx u8 FastPWM Clear on Match;
                                break;
632
                 case <u>TMRx u8 FastPWM Set on Match:</u>
S TMR2->m_TCCR2.sBits.m_COMx = TMRx u8 FastPWM Set on Match;
                                                             break:
633
                  default: u8RetErrorState = LBTY WRITE ERROR;
                                                                break;
634
635
              break;
636
          default:
637
             u8RetErrorState = <u>LBTY_WRITE_ERROR</u>;
638
              break;
639
640
      if(u8RetErrorState == LBTY OK) {
          641
642
643
          strTMR2 Config GLB.m TMR OutputMode = u8OutMode;
645
       return u8RetErrorState;
646 }
```

Here is the call graph for this function:

```
TMR2_u8SetOutputMode TMR2_vidControlUpdateBusy
```

# void TMR2\_vidClrCompareMatch\_Flag (void )

```
769 {S TIFR->sBits.m OCF2 = LBTY RESET;}
```

# void TMR2\_vidClrOverFlow\_Flag (void )

```
775 {S TIFR->sBits.m TOV2 = LBTY RESET;}
```

### void TMR2\_vidCompareMatch\_Disable (void )

```
766 {S TIMSK->sBits.m OCIE2 = LBTY RESET;}
```

### void TMR2\_vidCompareMatch\_Enable (void )

```
765 {<u>S_TIMSK</u>->sBits.m_OCIE2 = <u>LBTY_SET;</u>}
```

## void TMR2\_vidDisable (void )

Here is the call graph for this function:

```
TMR2_vidDisable TMR2_vidControlUpdateBusy
```

# void TMR2\_vidEnable (void)

Here is the call graph for this function:

```
TMR2_vidEnable TMR2_vidControlUpdateBusy
```

### void TMR2\_vidGetCompareNum (u16 \* pu16Num)

```
748 {
749 *pu16Num = <u>TMR2_u8CompareNum_GLB</u>;
750 }
```

### void TMR2 vidGetOverflowNum (u16 \* pu16Num)


# void TMR2\_vidGetTicks (u32 \* pu32Tick)

```
759 {
760 *pu32Tick = (<u>u32</u>) <u>TMR u8MAX</u> * <u>TMR2 u8OverflewNum GLB</u> + <u>S TMR2</u>->m_TCNT2;
761 }
```

### void TMR2\_vidInit (void )

```
//S SFIOR->sBits.m PSR2 = LBTY_SET;
488
489
490
         // TMR2 vidAsync (TMR2 ASYNCHRONOUS CLOCK);
         S TIMSK->sBits.m_OCIE2 = LBTY RESET;
491
         S TIMSK->sBits.m TOIE2 = LBTY RESET;
492
493
         S TMR2->m ASSR.sBits.m AS2 = strTMR2 Config GLB.m TMR AsyClock;
494
         \texttt{if}(\underline{\texttt{strTMR2 Config GLB}}.\underline{\texttt{m TMR AsyClock}} == \underline{\texttt{TMR2 TOSC Clock}}) \ \{
495
             GPIO_u8SetPinDirection(TMR OSC1 PORT, TMR OSC1 PIN, PIN_INPUT);
GPIO_u8SetPinDirection(TMR OSC2 PORT, TMR OSC2 PIN, PIN_INPUT);
496
497
498
499
         //TMR2 vidEnable();
500
501
        TMR2 vidControlUpdateBusy();
502
        S TMR2->m TCCR2.sBits.m CSx
                                           = strTMR2 Config GLB.m TMR Prescalar;
         //TMR2 u8SetMode(TMR2 MODE INIT);
503
         TMR2 vidControlUpdateBusy();
504
        S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT (strTMR2 Config GLB.m TMR Mode,
505
TMRx WGMx0 MASK);
506 S TMR2->m_TCCR2.sBits.m_WGMx1 = GET BIT (strTMR2 Config GLB.m TMR Mode, TMRx WGMx1 MASK);
       //TMR2_u8SetOutputMode(TMR2_COMPARE_OUTPUT_MODE);
507
508
         TMR2 vidControlUpdateBusy();
        S TMR2->m TCCR2.sBits.m_COMx
509
                                          = strTMR2 Config GLB.m TMR OutputMode;
       if(S TMR2->m TCCR2.sBits.m_COMx != TMRx u8 COM Disconnected)
GPIO_u8SetPinDirection(TMR OC2 PORT, TMR OC2 PIN, PIN_OUTPUT);
510
511
512
        //TMR2 vidSetForceOutputCompare();
        S TMR2->m TCCR2.sBits.m FOCx = strTMR2 Config GLB.m TMR FOC;
513
514
515 #if defined(TMR2)
        //TMR2 u8SetOutputCompare(TMR2 OUTPUT COMPARE INIT);
516
517
         TMR2 vidCompareUpdateBusy();
        S TMR2->m OCR2 = strTMR2 Config GLB.m TMR Compare;
518
519
         //TMR2 u8SetCounter(TMR2 COUNTER INIT);
        TMR2 vidTimerUpdateBusy();
520
521
         S TMR2->m_TCNT2 = strTMR2 Config GLB.m TMR Reload;
522 #elif defined (PWM2)
        PWM vidDisable OC2();
523
        PWM_u8SetFreq_OC2(strTMR2_Config_GLB.m_TMR_Freq);
524
525
         PWM_u8SetDuty_OC2(strTMR2 Config GLB.m TMR Duty);
526
         TMR2 Reload Delay = TMRx RELOAD DELAY[strTMR2 Config GLB.m TMR Prescalar];
527 #endif
528
         S TIMSK->sBits.m OCIE2 = strTMR2 Config GLB.m TMR OCIE;
529
         S TIMSK->sBits.m_TOIE2 = strTMR2 Config GLB.m_TMR_OVIE;
530
531
         S TIFR->sBits.m OCF2
532
                                  = LBTY RESET;
                                  = LBTY RESET;
533
         S TIFR->sBits.m_TOV2
534 }
```

Here is the call graph for this function:



Here is the caller graph for this function:

```
TMR2_vidSetConfig

TMR2_vidInit

TMR2_vidSRestConfig
```

# void TMR2\_vidOverFlow\_Disable (void )

```
772 {S TIMSK->sBits.m TOIE2 = LBTY RESET;}
```

# void TMR2\_vidOverFlow\_Enable (void )

```
771 {S TIMSK->sBits.m TOIE2 = LBTY SET;}
```

# void TMR2\_vidResetForceOutputCompare (void )

# void TMR2\_vidSetCallBack\_CompareMatch (void(\*)(void) pCallBack)

# void TMR2\_vidSetCallBack\_OverFlow (void(\*)(void) pCallBack)


# void TMR2\_vidSetCompareMatch\_Flag (void )

```
768 {S TIFR->sBits.m OCF2 = LBTY SET;}
```

## void TMR2\_vidSetCompareNum (u16 u16Num)

# void TMR2\_vidSetConfig (TMR2 tstrConfig const \*const pstrConfig)

Here is the call graph for this function:



### void TMR2\_vidSetForceOutputCompare (void )

```
546
547
548 }

\[
\begin{cases}
\{\text{S TMR2}->m_TCCR2.sBits.m_FOCx} &= \text{strTMR2 Config GLB}.m_TMR FOC} &= \text{LBTY SET};
\]
```

# void TMR2\_vidSetOverFlow\_Flag (void )


```
774 {S TIFR->sBits.m TOV2 = LBTY SET;}
```

# void TMR2\_vidSetOverflowNum (u16 u16Num)

# void TMR2\_vidSRestConfig (TMR2\_tstrConfig \*const pstrConfig)

```
467 #if defined(PWM2)
468
        strTMR2 Config GLB.m TMR Freq
                                               = PWM2 FREQ INIT;
        strTMR2 Config GLB.m TMR Duty
                                               = PWM2 DUTY INIT;
469
470 #endif
                                               = TMR2 COUNTER INIT;
471
        strTMR2 Config GLB.m TMR Reload
        strTMR2 Config GLB.m TMR Compare = TMR2 OUTPUT COMPARE INIT;
472
        strTMR2 Config GLB.m TMR Prescalar = TMR2 CLOCK SOURCE;
strTMR2 Config GLB.m TMR Mode = TMR2 MODE INIT;
473
474
       strTMR2 Config GLB.m TMR OutputMode= TMR2 COMPARE_OUTPUT_MODE;
strTMR2 Config GLB.m TMR FOC = LBTY RESET;
475
                                            = LBTY RESET;
476
        strTMR2 Config GLB m TMR OVIE
477
                                               = TMR2 OVERFLOW INTERRUPT INIT STATE;
478
        strTMR2 Config GLB.m TMR OCIE
TMR2_COMPARE_MATCH_INTERRUPT_INIT_STATE;
479
        strTMR2 Config GLB.m TMR AsyClock = TMR2_ASYNCHRONOUS_CLOCK;
480
        if(pstrConfig != <u>LBTY_NULL</u>){
481
482
             *pstrConfig = strTMR2 Config GLB;
483
484
        TMR2 vidInit();
485 }
```

Here is the call graph for this function:



# TMR\_int.h

```
Go to the documentation of this file.1 /*
3 /* **********
4 /* File Name : TMR_int.h
11
12 #ifndef TMR_INT_H_
13 #define TMR INT H
14
15 #if !defined(TMR0) && !defined(PWM0)
16 #define TMR0
17 #endif
18 #if !defined(TMR2) && !defined(PWM2)
19 #define TMR2
20 #endif
21 #if !defined(TMR1) && !defined(PWM1)
22 #define TMR1
23 #endif
24
25 /* *****************************
26 /* ***************** TYPE DEF/STRUCT/ENUM SECTION **************** */
28
29 typedef enum{
30
   <u>TMR0 NoClockSource Disable</u> = (u8) 0u,
     TMR0 Fosc Prescaler 1,
TMR0 Fosc Prescaler 8,
31
32
     TMR0 Fosc Prescaler 64,
TMR0 Fosc Prescaler 256,
33
34
35
     TMRO Fosc Prescaler 1024,
36
     TMR0 ExternalClock FallingEdge,
      TMR0 ExternalClock RisinfEdge
37
38 }TMR0 tenuClockSource;
39
40 typedef enum{
    TMR1 NoClockSource Disable = (u8)0u,
41
42
      TMR1 Fosc Prescaler 1,
43
     TMR1 Fosc Prescaler 8,
     TMR1 Fosc Prescaler 64,
TMR1 Fosc Prescaler 256,
44
45
46
     TMR1 Fosc Prescaler 1024,
    TMR1 ExternalClock rarring
TMR1 ExternalClock RisinfEdge
47
     TMR1 ExternalClock FallingEdge,
48
49 }TMR1 tenuClockSource;
50
51 typedef enum{
   TMR2 NoClockSource Disable = (u8)0u,
52
53
     TMR2 Fosc Prescaler 1,
54
     TMR2 Fosc Prescaler 8,
55
     TMR2 Fosc Prescaler 32,
56
     TMR2 Fosc Prescaler 64,
     TMR2 Fosc Prescaler 128, TMR2 Fosc Prescaler 256,
57
58
59
     TMR2 Fosc Prescaler 1024
60 }TMR2 tenuClockSource;
61
62 typedef enum{
     TMRx u8 Normal Mode = (u8)0u,
63
      TMRx u8 PWM PhaseCorrect Mode,
64
                               //Clear Timer on Compare Match
65
      TMRx u8 CTC Mode Mode,
     TMRx u8 PWM Fase Mode
66
67 } TMRx_u8_tenuWaveGenerationMode;
68
69 typedef enum{
70
     TMR1 Normal Mode = (u8)0u,
71
     TMR1 PWM PhaseCorrect Mode 8bit,
72
     TMR1 PWM PhaseCorrect Mode 9bit,
```

```
TMR1 PWM PhaseCorrect Mode 10bit,
       TMR1 CTC Mode Mode ICR1,
TMR1 PWM Fase Mode 8bit,
74
                                             //Clear Timer on Compare Match
75
76
      TMR1 PWM Fase Mode 9bit,
77
       TMR1 PWM Fase Mode 10bit,
78
       TMR1 PWM Phase Freq Correct Mode ICR1,
79
       TMR1 PWM Phase Freq Correct Mode ICR1A,
80
            PWM Phase Correct Mode ICR1,
        TMR1
       TMR1 PWM Phase Correct Mode ICR1A,
81
82
       TMR1 CTC Mode Mode ICR1A,
TMR1 Reserved,
                                             //Clear Timer on Compare Match
83
     TMR1 PWM Fase Mode ICR1,
84
85
       TMR1 PWM Fase Mode ICR1A,
86 }TMR1 tenuWaveGenerationMode;
87
88 typedef enum{
90
     TMRx u8 COM Disconnected = (u8) Ou,
       TMRx u8 COM Toggle on Match,
TMRx u8 COM Clear on Match,
91
92
93
       TMRx u8 COM Set on Match,
94
96
      TMRx u8 FastPWM Clear on Match = (u8)2u,
                                                      // Non Inverting Mode
97
      TMRx u8 FastPWM Set on Match,
                                                      // Inverting Mode
98
100
        TMRx u8 PhasePWM Clear on Match = (u8)2u, // Low Pulse
101
       TMRx u8 PhasePWM Set on Match,
                                                        // High Pulse
102
103 }TMRx u8 tenuCompareOutputMode;
104
105 typedef enum{
106 \underline{\text{TMR2 IO Clock}} = (\underline{\text{u8}}) \text{ Ou},
107 \underline{\text{TMR2 TOSC Clock}}
108 }TMR2 tenuInputCaptureEdgeSelect;
109
110 typedef enum{
      TMR1 COM Disconnected = (u8) 0u,
112
        TMR1 COM Toggle on Match,
113
114
        TMR1 COM Clear on Match,
115
        TMR1 COM Set on Match,
        116
118
119
120
       TMR1 FastPWM Set on Match,
121
123
       TMR1 PhasePWM ToggleA on Match Mode15 = (u8)1u,
       TMR1 PhasePWM Clear on Match = (u8)2u, // Low Pulse
TMR1 PhasePWM Set on Match, // High Pulse
124
125
       TMR1 PhasePWM Set on Match,
126
127 }TMR1 tenuCompareOutputMode;
128
129 typedef enum{
     TMR1 Capture Falling Edge = (u8)0u,
130
        TMR1 Capture Rising Edge,
131
        TMR1 Capture Off
132
133 }TMR1 tenuInputCaptureEdgeSelect;
134
135
/*******************************
,
*************
136 #if defined(TMR0) || defined(PWM0)
137 typedef struct{
138 #if defined(PWM0)

    \begin{array}{r}
      139 & \underline{u32} \\
      140 & \underline{u16}
    \end{array}

                                           m TMR Freq;
                                           m TMR Duty;
141 #endif
142 <u>u8</u>
                                           m TMR Reload;
143
        u8
                                           m TMR Compare;
        TMR0_tenuClockSource
144
                                           m TMR Prescalar;
145
       TMRx u8 tenuWaveGenerationMode m TMR Mode;
       TMRx u8 tenuCompareOutputMode;

LBTY tenuFlagStatus m TMR FOC;
146
147
148 LBTY tenuFlagStatus
                                          m TMR OVIE;
149
        LBTY tenuFlagStatus
                                          m TMR OCIE;
150 }TMRO tstrConfig;
151 #endif
152 #if defined(TMR2) || defined(PWM2)
153 typedef struct{
```

```
154 #if defined(PWM2)
     <u>u3</u>2
155
                                  m TMR Freq;
156
      u16
                                  m TMR Duty;
157 #endif
158
     u8
                                  m TMR Reload;
159
      118
                                  m TMR Compare;
160
      TMR2 tenuClockSource
                                  m TMR Prescalar;
161
       TMRx u8 tenuWaveGenerationMode
                                    TMR Mode;
      TMRx u8 tenuCompareOutputMode
162
                                  m TMR OutputMode;
      LBTY tenuFlagStatus
LBTY tenuFlagStatus
163
                                  m TMR FOC;
164
                                  m TMR OVIE;
     LBTY_tenuFlagStatus
165
                                  m TMR OCIE;
166
       TMR2 tenuInputCaptureEdgeSelect m TMR AsyClock;
167 }TMR2 tstrConfig;
168 #endif
169 #if defined(TMR1) || defined(PWM1)
170 typedef struct{
171 #if defined(PWM1)
172
      u32
                                  m TMR Freq;
173
      u16
                                  m TMR Duty A;
174
       u16
                                  m TMR Duty B;
175 #endif
176
                                  m TMR Reload;
      u16
177
                                  m TMR Input;
      u16
178
      u16
                                  m TMR CompareA;
179
                                  m TMR CompareB;
180
      TMR1 tenuClockSource
                                  m TMR Prescalar;
181
                                  m TMR Mode;
      TMR1 tenuWaveGenerationMode
182
      TMR1 tenuCompareOutputMode
                                  m TMR OutputModeA;
183
      TMR1 tenuCompareOutputMode
                                  m TMR OutputModeB;
      LBTY tenuFlagStatus
LBTY tenuFlagStatus
184
                                  m TMR FOCA;
185
                                  m TMR FOCB;
      LBTY tenuFlagStatus
186
                                  m TMR TICIE;
187
      LBTY tenuFlagStatus
                                  m TMR OCIEA;
     LBTY tenuFlagStatus
188
                                  m TMR OCIEB;
    LBTY tenuFlagStatus m TMR TOIE;
LBTY tenuFlagStatus m TMR InputNoise
TMR1 tenuInputCaptureEdgeSelect m TMR InputEdge;
189
190
                                  m TMR InputNoise;
191
192 }TMR1 tstrConfig;
193 #endif
197
198 #define TMR TICK US
                          (1.0f/(F CPU/1000000))
199
203
205 /* ************************* VARIABLE SECTION *******************************
2.07
208 /* *********************
211
212 extern void TMR0 vidSetConfig(TMR0 tstrConfig const* const pstrConfig);
213 extern void TMR0 vidSRestConfig(TMR0 tstrConfig* const pstrConfig);
215 extern void TMRO vidInit (void);
216
217 extern void <a href="mailto:TMR0 vidEnable">TMR0 vidEnable</a> (void);
218 extern void TMRO vidDisable (void);
220 extern void TMR0 vidSetForceOutputCompare(void);
221 extern void TMR0 vidResetForceOutputCompare(void);
222
223 extern LBTY tenuErrorStatus TMR2 u8Async(TMR2 tenuInputCaptureEdgeSelect u8Async); 224 extern LBTY tenuErrorStatus TMR0 u8SetMode(TMRx u8 tenuWaveGenerationMode u8Mode);
225 extern LBTY tenuErrorStatus TMR0 u8SetOutputMode(TMRx u8 tenuCompareOutputMode
u8OutMode);
227 extern LBTY tenuErrorStatus TMR0 u8SetOutputCompare(u8 u8Reload); 228 extern LBTY tenuErrorStatus TMR0 u8SetCounter(u8 u8Reload);
```


```
230 extern LBTY tenuErrorStatus TMR0 u8GetOutputCompare(u8* pu8Reload);
231 extern LBTY tenuErrorStatus TMRO u8GetCounter(u8* pu8Reload);
232
233 #if defined(PWM0)
234 extern <u>LBTY_tenuErrorStatus</u> PWM_u8SetFreq_OC0(<u>u32</u> u32Freq);
235 extern <u>LBTY_tenuErrorStatus</u> PWM_u8SetDuty_OC0(<u>u16</u> u16Duty);
236
237 static inline void PWM vidEnable OCO(void) {TMRO vidEnable(); }
238 static inline void PWM vidDisable OCO(void) { TMRO vidDisable();}
239 #endif
240
241 extern void TMRO_vidSetCompareNum(u16 u16Num);
242 extern void TMR0 vidGetCompareNum(u16* pu16Num);
244 extern void <a href="mailto:TMR0">TMR0</a> vidSetOverflowNum (u16 u16Num);
245 extern void <a href="mailto:TMR0">TMR0</a> vidGetOverflowNum (u16 pu16Num);
246 extern void TMRO vidGetTicks(u32* pu32Tick);
2.47
248 extern void TMR0 vidCompareMatch Enable (void);
249 extern void TMRO vidCompareMatch Disable(void);
250
251 extern void TMR0 vidSetCompareMatch Flag(void);
252 extern void TMRO vidClrCompareMatch Flag(void);
253
254 extern void <a href="mailto:TMR0 vid0verFlow Enable">TMR0 vid0verFlow Enable</a> (void);
255 extern void TMR0 vidOverFlow Disable (void);
257 extern void TMRO vidSetOverFlow Flag(void);
258 extern void TMRO vidClrOverFlow Flag(void);
259
260 extern void TMR0 vidSetCallBack CompareMatch (void (*pCallBack) (void));
261 extern void TMRO vidSetCallBack OverFlow(void (*pCallBack)(void));
2.62
263
,
************
264
265 extern void <a href="mailto:TMR2">TMR2</a> vidSetConfig (<a href="mailto:TMR2">TMR2<a href="mailto:TMR2">TMR2<a
266 extern void <a href="mailto:TMR2">TMR2</a> vidSRestConfig(TMR2 tstrConfig* const pstrConfig);
2.67
268 extern void TMR2 vidInit(void);
269
270 extern void TMR2 vidEnable(void);
271 extern void TMR2 vidDisable (void);
272
273 extern void <a href="mailto:TMR2">TMR2</a> vidSetForceOutputCompare (void);
274 extern void TMR2 vidResetForceOutputCompare(void);
275
\frac{276 \text{ extern}}{277 \text{ extern}} \frac{\text{LBTY tenuErrorStatus}}{\text{LBTY tenuErrorStatus}} \frac{\text{TMR2}}{\text{LBTQ}} \frac{\text{u8SetMode(TMRx u8 tenuWaveGenerationMode u8Mode);}}{\text{TMR2}} \frac{\text{tenuErrorStatus}}{\text{u8SetOutputMode(TMRx u8 tenuCompareOutputMode);}}
u8OutMode);
278
279 extern LBTY tenuErrorStatus TMR2 u8SetOutputCompare(u8 u8Reload);
280 extern LBTY tenuErrorStatus TMR2 u8SetCounter(u8 u8Reload);
281
282 extern LBTY tenuErrorStatus TMR2 u8GetOutputCompare(u8* pu8Reload);
283 extern LBTY tenuErrorStatus TMR2 u8GetCounter(u8* pu8Reload);
284
285 #if defined(PWM2)
286 extern LBTY tenuErrorStatus PWM u8SetFreq OC2(u32 u32Freq);
287 extern LBTY tenuErrorStatus PWM u8SetDuty OC2(u16 u16Duty);
288
289 static inline void PWM vidEnable OC2(void) {TMR2 vidEnable(); }
290 static inline void PWM vidDisable OC2(void) {TMR2 vidDisable();}
291 #endif
292
293 extern void <a href="mailto:TMR2">TMR2</a> vidSetCompareNum (u16 u16Num);
294 extern void <a href="mailto:TMR2">TMR2</a> vidGetCompareNum (u16* pu16Num);
295
296 extern void TMR2 vidSetOverflowNum(u16 u16Num);
297 extern void TMR2 vidGetOverflowNum (u16* pu16Num);
298 extern void <a href="mailto:TMR2">TMR2</a> vidGetTicks (u32* pu32Tick);
299
300 extern void TMR2 vidCompareMatch Enable(void);
301 extern void TMR2 vidCompareMatch Disable(void);
302
303 extern void TMR2 vidSetCompareMatch Flag(void);
```

```
304 extern void TMR2 vidClrCompareMatch Flag(void);
305
306 extern void TMR2 vidOverFlow Enable(void);
307 extern void TMR2 vidOverFlow Disable(void);
308
309 extern void <a href="mailto:TMR2 vidSetOverFlow Flag">TMR2 vidSetOverFlow Flag</a> (void);
310 extern void TMR2 vidClrOverFlow Flag(void);
311
312 extern void TMR2 vidSetCallBack CompareMatch(void (*pCallBack)(void));
313 extern void TMR2 vidSetCallBack OverFlow(void (*pCallBack)(void));
314
315
 ,
*****************************/
316
317 void <a href="mailto:TMR1 vidSetConfig">TMR1 vidSetConfig</a> (TMR1 tstrConfig const* const pstrConfig);
318 void TMR1 vidSRestConfig(TMR1 tstrConfig* const pstrConfig);
319
320 void TMR1 vidInit(void);
321
322 void TMR1 vidEnable(void);
323 void TMR1 vidDisable(void);
324 void TMR1 vidInitInputCapture (void);
325
326 void <a href="mailto:TMR1 vidSetForceOutputCompareA">TMR1 vidSetForceOutputCompareA</a> (void);
327 void TMR1 vidResetForceOutputCompareA(void);
328 void TMR1 vidSetForceOutputCompareB(void);
329 void TMR1 vidResetForceOutputCompareB(void);
330
331 LBTY tenuErrorStatus
332 LBTY tenuErrorStatus
333 LBTY tenuErrorStatus
334 LBTY tenuErrorStatus
335 LBTY tenuErrorStatus
336 LBTY tenuErrorStatus
337 LBTY tenuErrorStatus
338 LBTY tenuErrorStatus
339 LBTY tenuErrorStatus
330 LBTY tenuErrorStatus
330 LBTY tenuErrorStatus
330 LBTY tenuErrorStatus
331 LBTY tenuErrorStatus
332 LBTY tenuErrorStatus
333 LBTY tenuErrorStatus
334 LBTY tenuErrorStatus
335 LBTY tenuErrorStatus
336 LBTY tenuErrorStatus
337 LBTY tenuErrorStatus
338 LBTY tenuErrorStatus
339 LBTY tenuErrorStatus
330 LBTY tenuErrorStatus
330 LBTY tenuErrorStatus
330 LBTY tenuErrorStatus
331 LBTY tenuErrorStatus
332 LBTY tenuErrorStatus
333 LBTY tenuErrorStatus
334 LBTY tenuErrorStatus
335 LBTY tenuErrorStatus
336 LBTY tenuErrorStatus
337 LBTY tenuErrorStatus
338 LBTY tenuErrorStatus
339 LBTY tenuErrorStatus
340 LBTY tenuErrorSta
334
335 <u>LBTY tenuErrorStatus</u> <u>TMR1 u8SetInputCapture(u16 u16Reload);</u>
336 LBTY tenuErrorStatus TMR1 u8SetOutputCompare A(u16 u16Reload);
337 LBTY tenuErrorStatus TMR1 u8SetOutputCompare B(u16 u16Reload);
338 LBTY tenuErrorStatus TMR1 u8SetCounter(u16 u16Reload);
339
340 LBTY tenuErrorStatus TMR1 u8GetInputCapture(u16* pu16Reload);
341 LBTY tenuErrorStatus TMR1 u8GetOutputCompare A(u16* pu16Reload);
342 <u>LBTY tenuErrorStatus</u> <u>TMR1 u8GetOutputCompare B</u>(<u>u16</u>* pu16Reload);
343 LBTY tenuErrorStatus TMR1 u8GetCounter(u16* pu16Reload);
344
345 #if defined(PWM1)
346 <u>LBTY tenuErrorStatus</u> PWM_u8SetFreq_OC1x(<u>u32</u> u32Freq);
347 <u>LBTY tenuErrorStatus</u> PWM_u8SetDuty_OC1A(<u>u16</u> u16Duty);
348 LBTY tenuErrorStatus PWM u8SetDuty OC1B(u16 u16Duty);
349
350 static inline void PWM vidEnable OC1x(void) {TMR1 vidEnable(); }
351 static inline void PWM_vidDisable_OC1x(void){TMR1 vidDisable();}
352 #endif
353
354 void TMR1 vidSetOverflowNum(u16 u16Num);
355 void TMR1 vidGetOverflowNum (u16* pu16Num);
356 void TMR1 vidGetTicks(u32* pu32Tick);
357
358 void TMR1 vidInputCapture Enable(void);
359 void TMR1 vidInputCapture Disable(void);
360
361 void TMR1 vidSetInputCapture Flag(void);
362 void TMR1 vidClrInputCapture Flag(void);
363
364 void TMR1 vidCompareMatch A Enable (void);
365 void TMR1 vidCompareMatch A Disable (void);
366
367 void TMR1 vidSetCompareMatch A Flag(void);
368 void TMR1 vidClrCompareMatch A Flag(void);
369
370 void <a href="mailto:TMR1 vidCompareMatch B">TMR1 vidCompareMatch B</a> <a href="Enable">Enable</a> (void);
371 void TMR1 vidCompareMatch B Disable (void);
372
373 void TMR1 vidSetCompareMatch B Flag (void);
374 void TMR1 vidClrCompareMatch B Flag (void);
375
376 void TMR1 vidOverFlow Enable(void);
377 void TMR1 vidOverFlow Disable(void);
378
```

# TMR\_prg.c File Reference

```
#include "LBTY_int.h"
#include "LBIT_int.h"
#include "LCTY_int.h"
#include "INTP.h"
#include "GPIO_int.h"
#include "GPIO_cfg.h"
#include "TMR_int.h"
#include "TMR_priv.h"
```

Include dependency graph for TMR\_prg.c:



### **Functions**

- void <u>TMR0\_vidSetConfig</u> (<u>TMR0\_tstrConfig</u> const \*const pstrConfig)
- void <u>TMR0 vidSRestConfig</u> (<u>TMR0 tstrConfig</u> \*const pstrConfig)
- void <u>TMR0\_vidInit</u> (void)
- void <u>TMR0 vidEnable</u> (void)
- void <u>TMR0 vidDisable</u> (void)
- void <u>TMR0\_vidSetForceOutputCompare</u> (void)
- void <u>TMR0 vidResetForceOutputCompare</u> (void)
- <u>LBTY\_tenuErrorStatus\_TMR0\_u8SetMode\_(TMRx\_u8\_tenuWaveGenerationMode\_u8Mode)</u>
- <u>LBTY tenuErrorStatus TMR0 u8SetOutputMode</u> (<u>TMRx u8 tenuCompareOutputMode</u> u8OutMode)
- LBTY tenuErrorStatus TMR0 u8SetOutputCompare (u8 u8Reload)
- LBTY tenuErrorStatus TMR0 u8SetCounter (u8 u8Reload)
- <u>LBTY tenuErrorStatus TMR0 u8GetOutputCompare (u8</u> \*pu8Reload)
- <u>LBTY tenuErrorStatus</u> <u>TMR0 u8GetCounter</u> (<u>u8</u> \*pu8Reload)
- void <u>TMR0 vidSetCompareNum</u> (<u>u16</u> u16Num)
- void <u>TMR0\_vidGetCompareNum</u> (<u>u16</u> \*pu16Num)
- void TMR0 vidSetOverflowNum (u16 u16Num)
- void TMR0\_vidGetOverflowNum (u16 \*pu16Num)
- void <u>TMR0 vidGetTicks</u> (<u>u32</u> \*pu32Tick)
- void TMR0 vidCompareMatch Enable (void)
- void TMR0\_vidCompareMatch\_Disable (void)
- void TMR0 vidSetCompareMatch Flag (void)
- void TMR0\_vidClrCompareMatch\_Flag (void)
- void <u>TMR0 vidOverFlow Enable</u> (void)
- void <u>TMR0\_vidOverFlow\_Disable</u> (void)
- void TMR0\_vidSetOverFlow\_Flag (void)
- void <u>TMR0 vidClrOverFlow Flag</u> (void)
- void TMR0 vidSetCallBack CompareMatch (void(\*pCallBack)(void))
- void <u>TMR0 vidSetCallBack OverFlow</u> (void(\*pCallBack)(void))
- LCTY\_INLINE void TMR2\_vidControlUpdateBusy (void)
- <u>LCTY\_INLINE</u> void <u>TMR2\_vidCompareUpdateBusy</u> (void)
- <u>LCTY INLINE</u> void <u>TMR2 vidTimerUpdateBusy</u> (void)
- void <u>TMR2\_vidSetConfig</u> (<u>TMR2\_tstrConfig</u> const \*const pstrConfig)

- void TMR2\_vidSRestConfig (TMR2\_tstrConfig \*const pstrConfig)
- void <u>TMR2 vidInit</u> (void)
- void <u>TMR2 vidEnable</u> (void)
- void <u>TMR2 vidDisable</u> (void)
- void TMR2\_vidSetForceOutputCompare (void)
- void TMR2 vidResetForceOutputCompare (void)
- LBTY tenuErrorStatus TMR2 u8Async (TMR2 tenuInputCaptureEdgeSelect u8Async)
- LBTY tenuErrorStatus TMR2 u8SetMode (TMRx u8 tenuWaveGenerationMode u8Mode)
- <u>LBTY tenuErrorStatus TMR2 u8SetOutputMode</u> (<u>TMRx u8 tenuCompareOutputMode</u> u8OutMode)
- <u>LBTY tenuErrorStatus TMR2 u8SetOutputCompare (u8</u> u8Reload)
- LBTY tenuErrorStatus TMR2 u8SetCounter (u8 u8Reload)
- <u>LBTY\_tenuErrorStatus</u> <u>TMR2\_u8GetOutputCompare</u> (<u>u8</u> \*pu8Reload)
- <u>LBTY tenuErrorStatus TMR2 u8GetCounter (u8</u> \*pu8Reload)
- void TMR2\_vidSetCompareNum (u16 u16Num)
- void <u>TMR2 vidGetCompareNum</u> (<u>u16</u> \*pu16Num)
- void TMR2 vidSetOverflowNum (u16 u16Num)
- void TMR2\_vidGetOverflowNum (u16 \*pu16Num)
- void <u>TMR2 vidGetTicks</u> (<u>u32</u> \*pu32Tick)
- void <u>TMR2\_vidCompareMatch\_Enable</u> (void)
- void TMR2 vidCompareMatch Disable (void)
- void TMR2\_vidSetCompareMatch\_Flag (void)
- void TMR2 vidClrCompareMatch Flag (void)
- void <u>TMR2\_vidOverFlow\_Enable</u> (void)
- void <u>TMR2\_vidOverFlow\_Disable</u> (void)
- void TMR2 vidSetOverFlow Flag (void)
- void TMR2 vidClrOverFlow Flag (void)
- void <u>TMR2\_vidSetCallBack\_CompareMatch</u> (void(\*pCallBack)(void))
- void <u>TMR2\_vidSetCallBack\_OverFlow</u> (void(\*pCallBack)(void))
- void <u>TMR1\_vidSetConfig</u> (<u>TMR1\_tstrConfig</u> const \*const pstrConfig)
- void <u>TMR1 vidSRestConfig</u> (<u>TMR1 tstrConfig</u> \*const pstrConfig)
- void <u>TMR1\_vidInit</u> (void)
- void TMR1 vidEnable (void)
- void TMR1\_vidDisable (void)
- void TMR1\_vidInitInputCapture (void)
- void <u>TMR1 vidSetForceOutputCompareA</u> (void)
- void <u>TMR1\_vidResetForceOutputCompareA</u> (void)
- void TMR1 vidSetForceOutputCompareB (void)
- void <u>TMR1\_vidResetForceOutputCompareB</u> (void)
- <u>LCTY INLINE</u> void <u>TMR1 vidSetWaveGenerationMode</u> (<u>TMR1 tenuWaveGenerationMode</u> u8Mode)
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetMode\_(TMR1\_tenuWaveGenerationMode\_u8Mode)</u>
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetOutputModeA\_(TMR1\_tenuCompareOutputMode\_u8OutMode)</u>
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetOutputModeB\_(TMR1\_tenuCompareOutputMode\_u8OutMode)</u>
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetInputCapture\_(u16\_u16Reload)</u>
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8SetOutputCompare\_A\_(u16\_u16Reload)</u>
- LBTY tenuErrorStatus TMR1 u8SetOutputCompare B (u16 u16Reload)
- LBTY\_tenuErrorStatus TMR1\_u8SetCounter (u16 u16Reload)
- <u>LBTY tenuErrorStatus TMR1 u8GetInputCapture</u> (<u>u16</u> \*pu16Reload)
- <u>LBTY\_tenuErrorStatus\_TMR1\_u8GetOutputCompare\_A\_(u16\_\*pu16Reload)</u>
- <u>LBTY\_tenuErrorStatus</u> <u>TMR1\_u8GetOutputCompare\_B</u> (<u>u16</u> \*pu16Reload)
- <u>LBTY tenuErrorStatus TMR1 u8GetCounter (u16</u> \*pu16Reload)
- void <u>TMR1\_vidSetOverflowNum</u> (<u>u16</u> u16Num)
- void <u>TMR1 vidGetOverflowNum</u> (<u>u16</u> \*pu16Num)
- void <u>TMR1\_vidGetTicks</u> (<u>u32</u> \*pu32Tick)

- void <u>TMR1\_vidInputCapture\_Enable</u> (void)
- void TMR1 vidInputCapture Disable (void)
- void <u>TMR1 vidSetInputCapture Flag</u> (void)
- void <u>TMR1 vidClrInputCapture Flag</u> (void)
- void <u>TMR1\_vidCompareMatch\_A\_Enable</u> (void)
- void TMR1 vidCompareMatch A Disable (void)
- void <u>TMR1 vidSetCompareMatch A Flag</u> (void)
- void TMR1 vidClrCompareMatch A Flag (void)
- void TMR1 vidCompareMatch B Enable (void)
- void TMR1 vidCompareMatch B Disable (void)
- void <u>TMR1 vidSetCompareMatch B Flag</u> (void)
- void TMR1\_vidClrCompareMatch\_B\_Flag (void)
- void TMR1 vidOverFlow Enable (void)
- void TMR1 vidOverFlow Disable (void)
- void TMR1 vidSetOverFlow Flag (void)
- void TMR1 vidClrOverFlow Flag (void)
- void <u>TMR1\_vidSetCallBack\_CaptureEvent</u> (void(\*pCallBack)(void))
- void TMR1\_vidSetCallBack\_CompareMatch\_A (void(\*pCallBack)(void))
- void <u>TMR1\_vidSetCallBack\_CompareMatch\_B</u> (void(\*pCallBack)(void))
- void <u>TMR1\_vidSetCallBack\_OverFlow</u> (void(\*pCallBack)(void))

# **Variables**

- const <u>u8 TMRx RELOAD DELAY</u> [] = {0, 47, 6, 1, 1, 1, 0, 0}
- static void(\* <u>pFuncCallBack\_TMR0\_CompareMatch</u>)(void) = INTP\_vidCallBack
- static void(\* <u>pFuncCallBack TMR0 OverFlow</u>)(void) = INTP\_vidCallBack
- static void(\* <u>pFuncCallBack\_TMR2\_CompareMatch</u>)(void) = INTP\_vidCallBack
- static void(\* <u>pFuncCallBack TMR2 OverFlow</u>)(void) = INTP\_vidCallBack
- static void(\* <u>pFuncCallBack TMR1 CaptureEven</u> )(void) = INTP\_vidCallBack
- static void(\* <u>pFuncCallBack\_TMR1\_CompareMatch\_A</u>)(void) = INTP\_vidCallBack
- static void(\* pFuncCallBack TMR1 CompareMatch B)(void) = INTP vidCallBack
- static void(\* <u>pFuncCallBack\_TMR1\_OverFlow</u>)(void) = INTP\_vidCallBack
- static volatile <u>TMR0 tstrConfig strTMR0 Config GLB</u>
- static volatile TMR2\_tstrConfig strTMR2\_Config\_GLB
- static volatile <u>TMR1\_tstrConfig\_strTMR1\_Config\_GLB</u>
- static volatile <u>u16 TMR0 u8CompareNum GLB</u> = <u>LBTY u8ZERO</u>
- static volatile u16 TMR2\_u8CompareNum\_GLB = LBTY\_u8ZERO
- static volatile <u>u16 TMR0 u8OverflewNum GLB</u> = <u>LBTY u8ZERO</u>
- static volatile <u>u16 TMR2\_u8OverflewNum\_GLB</u> = <u>LBTY\_u8ZERO</u>
- static volatile <u>u16 TMR1\_u8OverflewNum\_GLB</u> = <u>LBTY\_u8ZERO</u>

#### **Function Documentation**

### LBTY tenuErrorStatus TMR0\_u8GetCounter (u8 \* pu8Reload)

# LBTY\_tenuErrorStatus TMR0\_u8GetOutputCompare (u8 \* pu8Reload)


```
313     }else{
314         u8RetErrorState = LBTY NULL POINTER;
315     }
316     return u8RetErrorState;
317 }
```

# LBTY tenuErrorStatus TMR0 u8SetCounter (u8 u8Reload)

# <u>LBTY\_tenuErrorStatus</u> TMR0\_u8SetMode (<u>TMRx\_u8\_tenuWaveGenerationMode</u> u8Mode)

```
217
218
        <u>LBTY_tenuErrorStatus</u> u8RetErrorState = <u>LBTY_OK</u>;
219
        switch (u8Mode) {
            case TMRx u8 Normal Mode:
220
                 S TMR0->m_TCCR0.sBits.m_WGMx0 = GET BIT(TMRx u8 Normal Mode,
221
TMRx WGMx0 MASK);
222
                 S TMR0->m TCCR0.sBits.m WGMx1 = GET BIT(TMRx u8 Normal Mode,
TMRx WGMx1 MASK);
223
                break:
            case TMRx u8 PWM PhaseCorrect Mode:
    TMR0 vidResetForceOutputCompare();
224
225
226
                 S TMR0->m TCCR0.sBits.m WGMx0 =
GET_BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx0 MASK);
227
                 S TMR0->m TCCR0.sBits.m WGMx1 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx1 MASK);
228
                 break;
229
             case TMRx u8 CTC Mode Mode:
                 S TMR0->m TCCR0.sBits.m WGMx0 = GET BIT(TMRx u8 CTC Mode Mode,
230
TMRx WGMx0 MASK);
231
                 S_TMR0->m_TCCR0.sBits.m_WGMx1 = GET_BIT(TMRx_u8_CTC_Mode_Mode,
TMRx WGMx1 MASK);
                break;
            case TMRx u8 PWM Fase Mode:
    TMR0 vidResetForceOutputCompare();
233
234
235
                 S TMR0->m TCCR0.sBits.m WGMx0 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx0 MASK);
236
                 S TMR0->m TCCR0.sBits.m WGMx1 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx1 MASK);
237
                 break;
238
             default:
239
                u8RetErrorState = <u>LBTY_WRITE_ERROR</u>;
240
                 break:
241
242
        if(u8RetErrorState == LBTY OK) {
             strTMR0 Config GLB.m TMR Mode = u8Mode;
243
244
245
        return u8RetErrorState;
246 }
```

Here is the call graph for this function:



### LBTY\_tenuErrorStatus TMR0\_u8SetOutputCompare (u8 u8Reload)

```
289
290 LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
291 if(u8Reload <= LBTY u8MAX) {
292 S TMRO->m_OCRO = strTMRO Config GLB.m TMR Compare = u8Reload;
293 }else{
294 u8RetErrorState = LBTY WRITE ERROR;
295 }
296 return u8RetErrorState;
297 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR0\_u8SetOutputMode (<u>TMRx\_u8\_tenuCompareOutputMode</u> u8OutMode)

```
248
249
       LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
250
       TMRx u8 tenuWaveGenerationMode u8Mode
                (S TMR0->m TCCR0.sBits.m WGMx0<<TMRx WGMx0 MASK) |
251
(S TMR0->m TCCR0.sBits.m WGMx1<<TMRx WGMx1 MASK);
     switch (u8Mode) {
253
        case TMRx u8 Normal Mode:
254
           case TMRx u8 CTC Mode Mode:
255
              switch(u8OutMode){
256
                   case TMRx u8 COM Disconnected:
S TMR0->m TCCR0.sBits.m COMx = TMRx u8 COM Disconnected;
                                                                 break;
                  case TMRx u8 COM Toggle on Match:
S TMR0->m TCCR0.sBits.m_COMx = TMRx u8 COM Toggle on Match;
                                                                 break:
258
                   case TMRx u8 COM Clear on Match:
S TMR0->m TCCR0.sBits.m COMx = TMRx u8 COM Clear on Match;
                   case TMRx u8 COM Set on Match:
S TMRO->m_TCCRO.sBits.m_COMx = TMRx u8 COM Set on Match; break; 260 default: u8RetErrorState = LBTY WRITE ERROR; break;
260
261
2.62
              break;
           case TMRx u8 PWM PhaseCorrect Mode:
263
              switch (u8OutMode) {
2.64
2.65
                   case
TMRx u8 PhasePWM Clear on Match:S TMR0->m TCCR0.sBits.m COMx =
TMRx u8 PhasePWM Clear on Match;
                                 break;
                  case TMRx u8 PhasePWM Set on Match:
S TMR0->m_TCCR0.sBits.m_COMx = TMRx u8 PhasePWM Set on Match;
                                                                break:
                 default: u8RetErrorState = LBTY WRITE ERROR;
267
                                                                  break;
268
269
              break;
           case TMRx u8 PWM Fase Mode:
270
271
             switch (u8OutMode) {
272
                  case
TMRx u8 FastPWM Clear on Match: S TMR0->m_TCCR0.sBits.m_COMx =
TMRx u8 FastPWM Clear on Match;
                                  break:
                  case TMRx u8 FastPWM Set on Match:
273
u8RetErrorState = LBTY WRITE ERROR; break;
275
276
               break;
277
          default:
278
            u8RetErrorState = LBTY WRITE ERROR;
279
               break:
280
281
       if(u8RetErrorState == LBTY OK) {
       if(u8OutMode != TMRx u8 COM Disconnected)
282
283
               GPIO u8SetPinDirection(TMR OCO PORT, TMR OCO PIN, PIN OUTPUT);
284
           strTMR0 Config GLB.m_TMR_OutputMode = u8OutMode;
285
286
       return u8RetErrorState;
287 }
```

# void TMR0 vidClrCompareMatch Flag (void )

```
406 {S TIFR->sBits.m OCFO = LBTY RESET;}
```

### void TMR0 vidClrOverFlow Flag (void )

```
412 {S TIFR->sBits.m TOV0 = LBTY RESET;}
```

### void TMR0\_vidCompareMatch\_Disable (void )

```
403 {S TIMSK->sBits.m OCIE0 = LBTY RESET;}
```

## void TMR0\_vidCompareMatch\_Enable (void )

```
402 {S_TIMSK->sBits.m_OCIE0 = LBTY_SET;}
```

# void TMR0 vidDisable (void)

# void TMR0\_vidEnable (void)

## void TMR0\_vidGetCompareNum (u16 \* pu16Num)

### void TMR0\_vidGetOverflowNum (<u>u16</u> \* pu16Num)

```
392
393 *pu16Num = <u>TMR0 u8OverflewNum GLB</u>;
394 }
```


### void TMR0\_vidGetTicks (u32 \* pu32Tick)

```
396
397 *pu32Tick = (<u>u32</u>) <u>TMR u8MAX</u> * <u>TMRO u8OverflewNum GLB</u> + <u>S TMRO</u>->m_TCNTO;
398 }
```

# void TMR0\_vidInit (void)

```
160
         //S SFIOR->sBits.m PSR10 = LBTY SET;
161
162
163
         //TMR0 vidEnable();
164
         S TMRO->m TCCRO.sBits.m CSx = strTMRO Config GLB.m TMR Prescalar;
         if(strTMR0 Config GLB.m TMR Prescalar == TMR0 ExternalClock FallingEdge ||
strTMR0 Config GLB.m TMR Prescalar == TMR0 ExternalClock RisinfEdge) {
165
166
167
             GPIO u8SetPinDirection(TMR EXTO PORT, TMR EXTO PIN, PIN INPUT);
168
169
         //TMR0 u8SetMode(TMR0 MODE INIT);
170
         S TMR0->m TCCR0.sBits.m WGMx0 = GET BIT(strTMR0 Config GLB.m TMR Mode,
TMRx WGMx0 MASK);
        S TMR0->m_TCCR0.sBits.m_WGMx1 = GET BIT(strTMR0 Config GLB.m TMR Mode,
171
TMRx WGMx1 MASK);
172
        //TMR0 u8SetOutputMode(TMR0 COMPARE OUTPUT MODE);
         S TMRO->m TCCRO.sBits.m COMx = strTMRO Config GLB.m TMR OutputMode; if (S TMRO->m TCCRO.sBits.m COMx != TMRx u8 COM Disconnected)
173
174
              GPIO_u8SetPinDirection(TMR OCO PORT, TMR OCO PIN, PIN_OUTPUT);
175
176
         //TMR0 vidResetForceOutputCompare();
177
         <u>S TMRO</u>->m_TCCRO.sBits.m_FOCx = <u>strTMRO Config GLB.m_TMR FOC</u>;
178
179 #if defined(TMR0)
180
        //TMR0_u8SetOutputCompare(TMR0_OUTPUT_COMPARE_INIT);
181
         S TMR0->m OCR0 = strTMR0 Config GLB.m TMR Compare;
         //TMR0 u8SetCounter(TMR0 COUNTER INIT);
182
         S TMR0->m TCNT0 = strTMR0 Config GLB.m TMR Reload;
183
184 #elif defined(PWM0)
       PWM vidDisable OC0();
185
         PWM_u8SetFreq_OC0(strTMR0 Config GLB.m_TMR_Freq);
PWM_u8SetDuty_OC0(strTMR0 Config GLB.m_TMR_Duty);
186
187
188
        TMR0 Reload Delay = TMRx RELOAD DELAY[strTMR0 Config GLB.m TMR Prescalar];
189 #endif
190
         S TIMSK->sBits.m_OCIE0 = strTMR0 Config GLB.m TMR OCIE;
S TIMSK->sBits.m_TOIE0 = strTMR0 Config GLB.m TMR OVIE;
191
192
193
         194
195
196 }
```

Here is the caller graph for this function:



```
void TMR0_vidOverFlow_Disable (void )
```

```
409 {S TIMSK->sBits.m TOIE0 = LBTY RESET;}
```

# void TMR0\_vidOverFlow\_Enable (void )

```
408 {S_TIMSK->sBits.m_TOIE0 = LBTY_SET;}
```

# void TMR0\_vidResetForceOutputCompare (void )

Here is the caller graph for this function:



# void TMR0\_vidSetCallBack\_CompareMatch (void(\*)(void) pCallBack)

```
414
415 if(*pCallBack == LBTY NULL) return;
416 pFuncCallBack TMRO CompareMatch = pCallBack;
417 }
```

# void TMR0 vidSetCallBack OverFlow (void(\*)(void) pCallBack)

# void TMR0\_vidSetCompareMatch\_Flag (void )

```
405 {S TIFR->sBits.m OCF0 = LBTY SET;}
```

## void TMR0\_vidSetCompareNum (u16 u16Num)

## void TMR0\_vidSetConfig (TMR0\_tstrConfig const \*const pstrConfig)

Here is the call graph for this function:



#### void TMR0 vidSetForceOutputCompare (void )

```
209
210
S TMRO->m_TCCRO.sBits.m_FOCx = strTMRO Config GLB.m TMR FOC = LBTY SET;
211 }
```

# void TMR0\_vidSetOverFlow\_Flag (void )

```
411 {S TIFR->sBits.m_TOV0 = LBTY SET;}
```

### void TMR0 vidSetOverflowNum (u16 u16Num)

# void TMR0 vidSRestConfig (TMR0 tstrConfig \*const pstrConfig)

```
140 {
141 #if defined(PWM0)
142 strTMR0 Config GLB.m TMR Freq = PWM0 FREQ INIT;
```

```
143
        strTMR0 Config GLB.m TMR Duty
                                               = PWM0 DUTY INIT;
144 #endif
        strTMR0 Config GLB.m TMR Reload
145
                                               = TMR0 COUNTER INIT;
146
        strTMR0 Config GLB.m TMR Compare
                                              = TMR0_OUTPUT_COMPARE_INIT;
        strTMR0 Config GLB.m TMR Prescalar = TMR0 CLOCK SOURCE;
strTMR0 Config GLB.m TMR Mode = TMR0 MODE INIT;
147
        strTMR0 Config GLB.m TMR Mode
148
        strTMR0 Config GLB.m TMR OutputMode = TMR0 COMPARE OUTPUT MODE;
149
150
        strTMR0 Config GLB.m TMR FOC
                                               = LBTY RESET;
        strTMRO Config GLB.m TMR OVIE
                                               = TMRO OVERFLOW INTERRUPT INIT STATE;
151
         strTMR0 Config GLB.m TMR OCIE
152
TMR0_COMPARE_MATCH_INTERRUPT_INIT_STATE;
153
154
         if(pstrConfig != LBTY NULL) {
             *pstrConfig = strTMR0 Config GLB;
155
156
157
        TMR0 vidInit();
158 }
```

Here is the call graph for this function:



# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8GetCounter (<u>u16</u> \* *pu16Reload*)

# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8GetInputCapture (<u>u16</u> \* *pu16Reload*)

# LBTY tenuErrorStatus TMR1\_u8GetOutputCompare\_A (u16 \* pu16Reload)

```
1150

1151    LBTY tenuErrorStatus u8RetErrorState = LBTY OK;

1152    if (pul6Reload != LBTY NULL) {

1153         *pul6Reload = S TMR1->m_OCR1A.u16Reg;

1154    }else{

1155         u8RetErrorState = LBTY NULL POINTER;

1156    }

1157    return u8RetErrorState;

1158 }
```

# LBTY tenuErrorStatus TMR1\_u8GetOutputCompare\_B (u16 \* pu16Reload)

## LBTY\_tenuErrorStatus TMR1\_u8SetCounter (u16 u16Reload)

```
1135 u8RetErrorState = LBTY WRITE ERROR;
1136 }
1137 return u8RetErrorState;
1138 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8SetInputCapture (<u>u16</u> u16Reload)

# LBTY\_tenuErrorStatus TMR1\_u8SetMode (TMR1\_tenuWaveGenerationMode u8Mode)

```
962
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
963
        switch (u8Mode) {
964
            case TMRx u8 Normal Mode:
965
            case TMR1 PWM PhaseCorrect Mode 8bit:
966
            case TMR1 PWM PhaseCorrect Mode 9bit:
967
            case TMR1 PWM PhaseCorrect Mode 10bit:
968
            case TMR1 CTC Mode Mode ICR1:
969
                      PWM Fase Mode 8bit:
            case TMR1
970
           case TMR1 PWM Fase Mode 9bit:
971
            case TMR1 PWM Fase Mode 10bit:
972
            case TMR1 PWM Phase Freq Correct Mode ICR1:
973
           case TMR1 PWM Phase Freq Correct Mode ICR1A:
974
            case TMR1 PWM Phase Correct Mode ICR1:
975
           case TMR1 PWM Phase Correct Mode ICR1A:
976
            case <a href="mailto:TMR1">TMR1</a> CTC Mode Mode ICR1A:
977
            case TMR1 PWM Fase Mode ICR1:
978
            case TMR1 PWM Fase Mode ICR1A:
979
                TMR1_vidSetWaveGenerationMode (u8Mode);
980
                break:
981
            default:
982
                u8RetErrorState = LBTY WRITE ERROR;
983
                break;
984
985
        return u8RetErrorState;
986 }
```

Here is the call graph for this function:



# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8SetOutputCompare\_A (<u>u16</u> u16Reload)

### LBTY tenuErrorStatus TMR1 u8SetOutputCompare B (u16 u16Reload)

# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8SetOutputModeA (<u>TMR1\_tenuCompareOutputMode</u> u8OutMode)

```
988
989
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
        TMR1 tenuWaveGenerationMode u8Mode =
991
                (S TMR1->m TCCR1A.sBits.m WGM10<<TMRx WGMx0 MASK) |
(S TMR1->m_TCCR1A.sBits.m_WGM11<<<TMRx WGMx1 MASK) |
                (S TMR1->m TCCR1B.sBits.m WGM12<<TMRx WGMx2 MASK) |
(S TMR1->m TCCR1B.sBits.m WGM13<<TMRx WGMx3 MASK);
993
994
        switch (u8Mode) {
995
           case TMRx u8 Normal Mode:
            case TMR1 CTC Mode Mode ICR1:
case TMR1 CTC Mode Mode ICR1A:
996
997
               switch(u8OutMode){
998
                    case TMR1 COM Disconnected: S TMR1->m TCCR1A.sBits.m COM1A
999
                                 break;
= TMR1 COM Disconnected;
1000
                     case TMR1 COM Toggle on Match: S TMR1->m TCCR1A.sBits.m COM1A
= TMR1 COM Toggle on Match;
                                 break;
1001
                     case TMR1 COM Clear on Match:
S TMR1 ->m TCCR1A.sBits.m COM1A
= TMR1 COM Clear on Match;
                                  break;
                     case TMR1 COM Set on Match: S TMR1->m TCCR1A.sBits.m COM1A
                     tch; break; default: u8RetFr
= TMR1 COM Set on Match;
1003
                                  u8RetErrorState = LBTY WRITE ERROR;
                                                                             break;
1004
              break;
1005
1006
           case TMR1 PWM PhaseCorrect Mode 8bit:
            case TMR1 PWM PhaseCorrect Mode 9bit:
1007
1008
             case TMR1 PWM PhaseCorrect Mode 10bit:
1009
            case TMR1 PWM Phase Freq Correct Mode ICR1:
1010
             case TMR1 PWM Phase Freq Correct Mode ICR1A:
1011
             case <u>TMR1 PWM Phase Correct Mode ICR1</u>:
1012
             case TMR1 PWM Phase Correct Mode ICR1A:
1013
                switch (u8OutMode) {
                      case
TMR1 PhasePWM ToggleA on Match Model5:S TMR1->m_TCCR1A.sBits.m_COM1A =
TMR1 PhasePWM ToggleA on Match Model5; break;
1015
                     case <u>TMR1 PhasePWM Clear on Match</u>:
S TMR1->m TCCR1A.sBits.m COM1A = TMR1 PhasePWM Clear on Match;
                     case TMR1 PhasePWM Set on Match:
S TMR1->m_TCCR1A.sBits.m_COM1A = TMR1 PhasePWM Set on Match;
1017 default: u8RetErrorState = LBTY WRITE ERROR;
                                                                             break;
                                                                            break;
1018
1019
                 break;
            case TMR1 PWM Fase Mode 8bit:
1020
1021
            case TMR1 PWM Fase Mode 9bit:
             case TMR1
1022
                        PWM Fase Mode 10bit:
             case TMR1 PWM Fase Mode ICR1:
1023
1024
             case TMR1 PWM Fase Mode ICR1A:
1025
                switch(u8OutMode){
1026
                     case
TMR1 FastPWM ToggleA on Match Mode15:S TMR1->m TCCR1A.sBits.m COM1A =
TMR1 FastPWM ToggleA on Match Model5;
                                         break;
                     case TMR1 FastPWM Clear on Match:
1027
S TMR1->m TCCR1A.sBits.m COM1A = TMR1 FastPWM Clear on Match;
                                                                             break;
                     case TMR1 FastPWM Set on Match:
S TMR1->m TCCR1A.sBits.m COM1A = TMR1 FastPWM Set on Match;
                                                                              break;
1029
                      default: u8RetErrorState = LBTY WRITE ERROR;
                                                                            break:
1030
1031
                 break;
1032
             default:
1033
                  u8RetErrorState = LBTY WRITE ERROR;
1034
                 break:
1035
         if(u8RetErrorState == LBTY OK) {
1036
1037
            if(u8OutMode != TMR1 COM Disconnected)
1038
                  GPIO_u8SetPinDirection(<u>TMR_OC1A_PORT</u>, <u>TMR_OC1A_PIN</u>, PIN_OUTPUT);
1039
             strTMR1 Config GLB.m TMR OutputModeA = u8OutMode;
1040
1041
         return u8RetErrorState;
1042 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR1\_u8SetOutputModeB (<u>TMR1\_tenuCompareOutputMode</u> u8OutMode)

```
1044
1045
         LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
1046
         TMR1 tenuWaveGenerationMode u8Mode :
1047
                  (S TMR1->m TCCR1A.sBits.m WGM10<<TMRx WGMx0 MASK)
(S TMR1->m_TCCR1A.sBits.m_WGM11<<TMRx WGMx1 MASK) |
1048
                  (S TMR1->m TCCR1B.sBits.m WGM12<<TMRx WGMx2 MASK) |
(S TMR1->m TCCR1B.sBits.m WGM13<<TMRx WGMx3 MASK);
1049
1050
         switch(u8Mode){
1051
            case TMRx u8 Normal Mode:
             case TMR1 CTC Mode Mode ICR1:
case TMR1 CTC Mode Mode ICR1A:
1052
1053
                switch(u8OutMode){
1054
                     case TMR1 COM Disconnected: S TMR1->m TCCR1A.sBits.m COM1B
1055
                                  break;
= TMR1 COM Disconnected;
1056
                      case TMR1 COM Toggle on Match: S TMR1->m TCCR1A.sBits.m COM1B
= TMR1 COM Toggle on Match;
                                 break;
1057
                     case <u>TMR1 COM Clear on Match</u>: <u>S TMR1</u>->m TCCR1A.sBits.m COM1B
= TMR1 COM Clear on Match;
                                   break;
                     case TMR1 COM Set on Match: S TMR1->m TCCR1A.sBits.m COM1B
= <u>TMR1 COM Set on Match;</u> break;
1059 default: u8RetE:
                                   u8RetErrorState = LBTY WRITE ERROR;
       default: u8RetErrorState =
}
break;
case TMR1 PWM PhaseCorrect Mode 8bit:
case TMR1 PWM PhaseCorrect Mode 9bit:
                                                                              break;
1060
1061
1062
1063
1064
             case TMR1 PWM PhaseCorrect Mode 10bit:
1065
             case TMR1 PWM Phase Freq Correct Mode ICR1:
1066
             case TMR1 PWM Phase Freq Correct Mode ICR1A:
1067
             case TMR1 PWM Phase Correct Mode ICR1:
1068
             case TMR1 PWM Phase Correct Mode ICR1A:
1069
               switch (u8OutMode) {
1070
                      case
TMR1 PhasePWM ToggleA on Match Model5:S TMR1->m_TCCR1A.sBits.m_COM1B =
TMR1 PhasePWM ToggleA on Match Model5; break;
1071
                     case TMR1 PhasePWM Clear on Match:
S TMR1->m TCCR1A.sBits.m COM1B = TMR1 PhasePWM Clear on Match;
                                                                              break;
                     case TMR1 PhasePWM Set on Match:
S TMR1->m_TCCR1A.sBits.m_COM1B = TMR1 PhasePWM Set on Match;
1073 default: u8RetErrorState = LBTY WRITE ERROR;
                                                                              break;
1073
                                                                              break;
1074
1075
                 break;
            case TMR1 PWM Fase Mode 8bit:
1076
1077
            case TMR1 PWM Fase Mode 9bit:
             case TMR1
1078
                        PWM Fase Mode 10bit:
1079
             case TMR1 PWM Fase Mode ICR1:
1080
             case TMR1 PWM Fase Mode ICR1A:
1081
                switch (u8OutMode) {
1082
                     case
TMR1 FastPWM ToggleA on Match Mode15:S TMR1->m TCCR1A.sBits.m COM1B =
TMR1 FastPWM ToggleA on Match Model5;
                                          break:
1083
                      case TMR1 FastPWM Clear on Match:
S TMR1->m TCCR1A.sBits.m COM1B = TMR1 FastPWM Clear on Match;
                                                                               break;
                      case TMR1 FastPWM Set on Match:
S TMR1->m TCCR1A.sBits.m COM1B = TMR1 FastPWM Set on Match;
                                                                               break;
1085
                      default: u8RetErrorState = LBTY WRITE ERROR;
                                                                              break:
1086
1087
                  break;
1088
             default:
1089
                  u8RetErrorState = LBTY_WRITE_ERROR;
1090
                  break:
1091
         if(u8RetErrorState == LBTY OK){
1092
1093
          if(u8OutMode != TMR1 COM Disconnected)
                  GPIO_u8SetPinDirection(TMR_OC1B_PORT, TMR_OC1B_PIN, PIN_OUTPUT);
1094
1095
             strTMR1 Config GLB.m TMR OutputModeB = u8OutMode;
1096
1097
         return u8RetErrorState;
1098 }
```

# void TMR1\_vidClrCompareMatch\_A\_Flag (void )

```
1348 {S TIFR->sBits.m OCF1A = LBTY RESET;}
```

```
void TMR1_vidClrCompareMatch_B_Flag (void )
```

```
1354 {S TIFR->sBits.m OCF1B = LBTY RESET;}
```

## void TMR1\_vidClrInputCapture\_Flag (void )

```
1342 {S TIFR->sBits.m ICF1 = LBTY RESET;}
```

### void TMR1\_vidClrOverFlow\_Flag (void )

```
1360 {S TIFR->sBits.m TOV1 = LBTY RESET;}
```

#### void TMR1 vidCompareMatch A Disable (void )

```
1345 {S TIMSK->sBits.m OCIE1A = LBTY RESET;}
```

### void TMR1\_vidCompareMatch\_A\_Enable (void )

```
1344 {S TIMSK->sBits.m OCIE1A = LBTY SET;}
```

# void TMR1\_vidCompareMatch\_B\_Disable (void )

```
1351 {S TIMSK->sBits.m OCIE1B = LBTY RESET;}
```

#### void TMR1 vidCompareMatch B Enable (void )

```
1350 {S TIMSK->sBits.m OCIE1B = LBTY SET;}
```

### void TMR1\_vidDisable (void )

```
925 {
926    <u>S_TMR1</u>->m_TCCR1B.sBits.m_CS1 = <u>TMR1_NoClockSource_Disable</u>;
927 }
```

### void TMR1 vidEnable (void)

```
916
917
STMR1->m_TCCR1B.sBits.m_CS1 = strTMR1 Config GLB.m TMR Prescalar;
918
if(strTMR1 Config GLB.m TMR Prescalar == TMR1 ExternalClock FallingEdge ||
919
strTMR1 Config GLB.m TMR Prescalar == TMR1 ExternalClock RisinfEdge) {
920
GPIO_u8SetPinDirection(TMR EXTO PORT, TMR EXTO PIN, PIN_INPUT);
921
GPIO_u8SetPinDirection(TMR EXT1 PORT, TMR EXT1 PIN, PIN_INPUT);
922
}
923 }
```

### void TMR1\_vidGetOverflowNum (u16 \* pu16Num)

```
1328 {
1329  *pu16Num = <u>TMR1 u8OverflewNum GLB</u>;
1330 }
```


### void TMR1 vidGetTicks (u32 \* pu32Tick)

# void TMR1\_vidInit (void )

```
848
849
850
        //S SFIOR->sBits.m PSR10 = LBTY SET;
851
852
        // TMR1 u8SetMode(TMR1 MODE INIT);
        S TMR1->m_TCCR1A.sBits.m_WGM10 = GET BIT(strTMR1 Config GLB.m TMR Mode,
TMRx WGMx0 MASK);
        S TMR1->m TCCR1A.sBits.m WGM11 = GET BIT(strTMR1 Config GLB.m TMR Mode,
854
TMRx WGMx1 MASK);
855
          TMR1->m TCCR1B.sBits.m WGM12 = GET BIT(strTMR1 Config GLB.m TMR Mode,
TMRx WGMx2 MASK);
856
       S TMR1->m_TCCR1B.sBits.m_WGM13 = GET BIT(strTMR1 Config GLB.m TMR Mode,
TMRx WGMx3 MASK);
857
        // TMR1_u8SetOutputModeA(TMR1_COMPARE_OUTPUT_A_MODE);
// TMR1_u8SetOutputModeB(TMR1_COMPARE_OUTPUT_B_MODE);
858
859
        S TMR1->m_TCCR1A.sBits.m_FOC1A = strTMR1 Config GLB.m_TMR FOCA;
860
861
        S TMR1->m TCCR1A.sBits.m FOC1B = strTMR1 Config GLB.m TMR FOCB;
```

```
862
         S TMR1->m TCCR1A.sBits.m COM1A = strTMR1 Config GLB.m TMR OutputModeA;
863
         S TMR1->m TCCR1A.sBits.m COM1B = strTMR1 Config GLB.m TMR OutputModeB;
864
865
         if(strTMR1 Config GLB.m TMR OutputModeA != TMR1 COM Disconnected)
         GPIO_u8SetPinDirection(TMR_OC1A_PORT, TMR_OC1A_PIN, PIN_OUTPUT); if(strTMR1_Config_GLB.m_TMR_OutputModeB_!= TMR1_COM_Disconnected)
866
867
              GPIO u8SetPinDirection(TMR OC1B PORT, TMR OC1B PIN, PIN OUTPUT);
868
869
870
         //TMR1 vidEnable();
871
         S TMR1->m TCCR1B.sBits.m_CS1 = <u>strTMR1 Config GLB</u>.m TMR Prescalar;
         if(strTMR1 Config GLB.m TMR Prescalar == TMR1 ExternalClock FallingEdge ||
872
            strTMR1 Config GLB.m TMR Prescalar == TMR1 ExternalClock RisinfEdge) {
873
             GPIO_u8SetPinDirection(TMR_EXTO_PORT, TMR_EXTO_PIN, PIN_INPUT);
GPIO_u8SetPinDirection(TMR_EXT1_PORT, TMR_EXT1_PIN, PIN_INPUT);
874
875
876
877
         //TMR1 vidInitInputCapture();
878
         S TMR1->m TCCR1B.sBits.m ICNC1 = strTMR1 Config GLB.m TMR InputNoise;
         S TMR1->m TCCR1B.sBits.m ICES1 = strTMR1 Config GLB.m TMR InputEdge; if(strTMR1 Config GLB.m TMR InputEdge != TMR1 Capture Off) {
879
880
              GPIO u8SetPinDirection(TMR ICP1 PORT, TMR ICP1 PIN, PIN INPUT);
881
882
883
884 #if defined(TMR1)
         //TMR1_u8SetInputCapture(TMR1_INPUT_CAPTURE_INIT);
885
886
         S TMR1->m_ICR1.u16Reg = strTMR1 Config GLB.m TMR Input;
887
         //TMR1 u8SetOutputCompare A(TMR1 OUTPUT COMPARE A INIT);
         S TMR1->m OCR1A.u16Reg = strTMR1 Config GLB.m TMR CompareA;
888
         //TMR1_u8SetOutputCompare_B(TMR1_OUTPUT_COMPARE_B_INIT);
S_TMR1->m_OCR1B.u16Reg = strTMR1_Config_GLB.m_TMR_CompareB;
889
890
891
         //TMR1 u8SetCounter(TMR1 COUNTER INIT);
892
         S TMR1->m TCNT1.u16Reg = strTMR1 Config GLB.m TMR Reload;
893 #elif defined(PWM1)
894
         PWM vidDisable OC1x();
895
         PWM_u8SetFreq_OC1x(strTMR1 Config GLB.m_TMR_Freq);
896
897
         if(strTMR1 Config GLB.m TMR OutputModeA != TMR1 COM Disconnected)
    PWM_u8SetDuty_OC1A(strTMR1 Config GLB.m_TMR_Duty_A);
898
899
         if(strTMR1 Config GLB.m TMR OutputModeB != TMR1 COM Disconnected)
900
              PWM_u8SetDuty_OC1B(strTMR1 Config GLB.m_TMR_Duty_B);
901
902
         TMR1_Reload_Delay = TMRx RELOAD DELAY[strTMR1 Config GLB.m TMR Prescalar];
903 #endif
904
905
           TIMSK->sBits.m TICIE1 = strTMR1 Config GLB.m TMR TICIE;
906
         S TIMSK->sBits.m_OCIE1A = strTMR1 Config GLB.m TMR OCIEA;
907
         S TIMSK->sBits.m_OCIE1B = strTMR1 Config GLB.m TMR OCIEB;
908
         S TIMSK->sBits.m TOIE1 = strTMR1 Config GLB.m TMR TOIE;
909
         S TIFR->sBits.m_ICF1 = LBTY RESET;
S TIFR->sBits.m_OCF1A = LBTY RESET;
910
911
912
         S TIFR->sBits.m_OCF1B = LBTY RESET;
913
         S TIFR->sBits.m TOV1
                                     = LBTY RESET;
914 }
```

Here is the caller graph for this function:



#### void TMR1 vidInitInputCapture (void )

# void TMR1\_vidInputCapture\_Disable (void )

```
1339 {<u>S_TIMSK</u>->sBits.m_TICIE1 = <u>LBTY_RESET</u>;}
```

```
void TMR1_vidInputCapture_Enable (void )
```

```
1338 {S TIMSK->sBits.m TICIE1 = LBTY SET;}
```

# void TMR1\_vidOverFlow\_Disable (void )

```
1357 {S TIMSK->sBits.m TOIE1 = LBTY RESET;}
```

### void TMR1\_vidOverFlow\_Enable (void )

```
1356 {S TIMSK->sBits.m TOIE1 = LBTY SET;}
```

### void TMR1 vidResetForceOutputCompareA (void )

# void TMR1\_vidResetForceOutputCompareB (void )

```
949
950 <u>S_TMR1</u>->m_TCCR1A.sBits.m_FOC1B = <u>strTMR1 Config GLB.m_TMR FOCB</u> = <u>LBTY RESET;</u>
951 }
```

# void TMR1\_vidSetCallBack\_CaptureEvent (void(\*)(void) pCallBack)

```
1362 {
1363    if(*pCallBack == <u>LBTY NULL</u>) return;
1364    <u>pFuncCallBack TMR1 CaptureEven</u> = pCallBack;
1365 }
```

# void TMR1 vidSetCallBack CompareMatch A (void(\*)(void) pCallBack)

```
1366 {
1367    if(*pCallBack == <u>LBTY NULL</u>) return;
1368    pFuncCallBack TMR1 CompareMatch A = pCallBack;
1369 }
```

## void TMR1\_vidSetCallBack\_CompareMatch\_B (void(\*)(void) pCallBack)

```
1370 {
1371 if(*pCallBack == <u>LBTY NULL</u>) return;
1372 <u>pFuncCallBack TMR1 CompareMatch B</u> = pCallBack;
1373 }
```

### void TMR1 vidSetCallBack OverFlow (void(\*)(void) pCallBack)

# void TMR1\_vidSetCompareMatch\_A\_Flag (void )

```
1347 {<u>S_TIFR</u>->sBits.m_OCF1A = <u>LBTY_SET;</u>}
```

# void TMR1\_vidSetCompareMatch\_B\_Flag (void )

```
1353 {S TIFR->sBits.m OCF1B = LBTY SET;}
```

# void TMR1\_vidSetConfig (<u>TMR1\_tstrConfig</u> const \*const pstrConfig)

Here is the call graph for this function:



### void TMR1 vidSetForceOutputCompareA (void )

```
937 {
```

```
938 <u>S TMR1</u>->m_TCCR1A.sBits.m_FOC1A = <u>strTMR1 Config GLB</u>.m <u>TMR FOCA</u> = <u>LBTY SET</u>;
939 }
```

# void TMR1\_vidSetForceOutputCompareB (void )

# void TMR1\_vidSetInputCapture\_Flag (void )

```
1341 {S TIFR->sBits.m ICF1 = LBTY SET;}
```

# void TMR1\_vidSetOverFlow\_Flag (void )

```
1359 {S TIFR->sBits.m TOV1 = LBTY SET;}
```

# void TMR1 vidSetOverflowNum (u16 u16Num)

# <u>LCTY\_INLINE</u> void TMR1\_vidSetWaveGenerationMode (TMR1\_tenuWaveGenerationMode u8Mode)

Here is the caller graph for this function:

```
TMR1_u8SetMode TMR1_vidSetWaveGenerationMode
```

## void TMR1\_vidSRestConfig (TMR1\_tstrConfig \*const pstrConfig)

```
820 #if defined(PWM1)
        strTMR1 Config GLB.m TMR Freq
strTMR1 Config GLB.m TMR Duty A
                                             = PWM1_FREQ_INIT;
= PWM1A_DUTY_INIT;
= PWM1B_DUTY_INIT;
821
822
823
         strTMR1 Config GLB.m TMR Duty B
824 #endif
825 strTMR1 Config GLB.m TMR Reload
                                                  = TMR1 COUNTER INIT;
                                                 = TMR1_INPUT_CAPTURE_INIT;
= TMR1_OUTPUT_COMPARE_A_INIT;
       strTMR1 Config GLB.m TMR Input
strTMR1 Config GLB.m TMR CompareA
826
827
       strTMR1 Config GLB.m TMR CompareB = TMR1 OUTPUT COMPARE B INIT;
828
        strTMR1 Config GLB.m TMR Prescalar = TMR1 CLOCK SOURCE;
strTMR1 Config GLB.m TMR Mode = TMR1 MODE INIT;
829
        strTMR1 Config GLB.m TMR Mode
830
831
       strTMR1 Config GLB.m TMR OutputModeA = TMR1_COMPARE_OUTPUT_A_MODE;
832
        strTMR1 Config GLB.m TMR OutputModeB = TMR1 COMPARE OUTPUT B MODE;
                                              = LBTY RESET;
       strTMR1 Config GLB.m TMR FOCA
833
        strTMR1 Config GLB.m TMR FOCB
strTMR1 Config GLB.m TMR TICIE
834
                                                  = LBTY RESET;
                                                 = TMR1 INPUT CAPTURE INTERRUPT STATE;
835
       strTMR1 Config GLB.m TMR OCIEA
836
TMR1 COMPARE A MATCH INTERRUPT STATE;
      strTMR1 Config GLB.m TMR OCIEB
TMR1 COMPARE B MATCH_INTERRUPT_STATE;
     strTMR1 Config GLB.m TMR TOIE
                                                  = TMR1_OVERFLOW_INTERRUPT_STATE;
838
839
        strTMR1 Config GLB.m TMR InputNoise = TMR1_INPUT_CAPTURE_NOISE_CANCELER;
       strTMR1 Config GLB.m TMR InputEdge = TMR1 INPUT CAPTURE EDGE SELECT;
840
841
842
        if(pstrConfig != LBTY NULL) {
843
             *pstrConfig = strTMR1 Config GLB;
844
845
        TMR1 vidInit();
846 }
```

Here is the call graph for this function:

```
TMR1_vidSRestConfig  TMR1_vidInit
```

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8Async (<u>TMR2\_tenuInputCaptureEdgeSelect</u> *u8Async*)

```
554
                                                                                {
555
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
556
557
       switch (u8Async) {
          case TMR2 IO Clock:
558
            case TMR2 TOSC Clock:
559
560
               S TIMSK->sBits.m_OCIE2 = LBTY RESET;
                S TIMSK->sBits.m TOIE2 = LBTY RESET;
561
562
                S TMR2->m ASSR.sBits.m AS2 = strTMR2 Config GLB.m TMR AsyClock =
u8Async;
563
                if (u8Async == TMR2 TOSC Clock) {
564
                    GPIO_u8SetPinDirection(TMR OSC1 PORT, TMR OSC1 PIN, PIN_INPUT);
                    GPIO u8SetPinDirection(TMR OSC2 PORT, TMR OSC2 PIN, PIN INPUT);
565
566
                }
567
                break;
568
            default:
569
                u8RetErrorState = LBTY WRITE ERROR;
570
                break;
571
572
573
        return u8RetErrorState;
574 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8GetCounter (<u>u8</u> \* *pu8Reload*)

```
680

681    LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
682    if (pu8Reload != LBTY NULL) {
683         *pu8Reload = S TMR2->m_TCNT2;
684    }else{
685         u8RetErrorState = LBTY NULL POINTER;
686    }
687    return u8RetErrorState;
688 }
```

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8GetOutputCompare (<u>u8</u> \* *pu8Reload*)

```
670

671    LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
672    if (pu8Reload != LBTY NULL) {
673        *pu8Reload = S TMR2->m OCR2;
674    }else{
675        u8RetErrorState = LBTY NULL POINTER;
676    }
677    return u8RetErrorState;
678 }
```

# LBTY\_tenuErrorStatus TMR2\_u8SetCounter (u8 u8Reload)

```
659
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
660
661
        if(u8Reload <= LBTY u8MAX){
662
            TMR2 vidTimerUpdateBusy();
663
            S TMR2->m TCNT2 = strTMR2 Config GLB.m TMR Reload = u8Reload;
664
        }else{
665
            u8RetErrorState = LBTY WRITE ERROR;
666
667
        return u8RetErrorState;
```

Here is the call graph for this function:

```
TMR2_u8SetCounter TMR2_vidTimerUpdateBusy
```

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8SetMode (<u>TMRx\_u8\_tenuWaveGenerationMode</u> u8Mode)

```
576

577

LBTY tenuErrorStatus u8RetErrorState = LBTY OK;

578

TMR2 vidControlUpdateBusy();

579

switch(u8Mode) {

580

case TMRx u8 Normal Mode:
```

```
S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT(TMRx u8 Normal Mode,
TMRx WGMx0 MASK);
582
                 TMR2->m TCCR2.sBits.m WGMx1 = GET BIT (TMRx u8 Normal Mode,
583
               break;
            case TMRx u8 PWM PhaseCorrect Mode:
584
585
               S TMR2->m TCCR2.sBits.m WGMx0 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx0 MASK);
586
                S TMR2->m TCCR2.sBits.m WGMx1 =
GET BIT (TMRx u8 PWM PhaseCorrect Mode, TMRx WGMx1 MASK);
                break;
588
            case TMRx u8 CTC Mode Mode:
589
                S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT (TMRx u8 CTC Mode Mode,
TMRx WGMx0 MASK);
590
                S TMR2->m_TCCR2.sBits.m_WGMx1 = GET BIT(TMRx u8 CTC Mode Mode,
TMRx WGMx1 MASK);
591
592
           case TMRx u8 PWM Fase Mode:
593
               S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx0 MASK);
594
                S TMR2->m_TCCR2.sBits.m_WGMx1 = GET BIT(TMRx u8 PWM Fase Mode,
TMRx WGMx1 MASK);
595
               break;
596
            default:
597
               u8RetErrorState = LBTY WRITE ERROR;
598
                break;
599
600
       if(u8RetErrorState == LBTY OK) {
            strTMR2 Config GLB.m TMR Mode = u8Mode;
601
602
603
       return u8RetErrorState;
604 }
```

Here is the call graph for this function:



#### <u>LBTY\_tenuErrorStatus</u> TMR2\_u8SetOutputCompare (<u>u8</u> u8Reload)

```
648
649    LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
650    if(u8Reload <= LBTY u8MAX) {
651         TMR2 vidCompareUpdateBusy();
652         S TMR2->m_OCR2 = strTMR2 Config GLB.m_TMR Compare = u8Reload;
653    }else{
654         u8RetErrorState = LBTY WRITE ERROR;
655    }
656    return u8RetErrorState;
657 }
```

Here is the call graph for this function:

```
TMR2_u8SetOutputCompare TMR2_vidCompareUpdateBusy
```

# <u>LBTY\_tenuErrorStatus</u> TMR2\_u8SetOutputMode (<u>TMRx\_u8\_tenuCompareOutputMode</u> u8OutMode)

```
606
607
        LBTY tenuErrorStatus u8RetErrorState = LBTY OK;
608
       TMRx u8 tenuWaveGenerationMode u8Mode =
                (S TMR2->m TCCR2.sBits.m WGMx0<<TMRx WGMx0 MASK) |
(S TMR2->m TCCR2.sBits.m_WGMx1<<<TMRx WGMx1 MASK);
610
      TMR2 vidControlUpdateBusy();
611
        switch (u8Mode) {
612
          case TMRx u8 Normal Mode:
613
            case TMRx u8 CTC Mode Mode:
614
               switch (u8OutMode) {
615
                   case TMRx u8 COM Disconnected:
S TMR2->m TCCR2.sBits.m COMx = TMRx u8 COM Disconnected;
                                                                    break;
                   case TMRx u8 COM Toggle on Match:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx u8 COM Toggle on Match;
                                                                     break:
617
                   case TMRx u8 COM Clear on Match:
S TMR2->m TCCR2.sBits.m COMx = TMRx u8 COM Clear on Match;
                   case TMRx u8 COM Set on Match:
S TMR2->m_TCCR2.sBits.m_COMx = TMRx u8 COM Set on Match;
                                                                    break;
```

```
620
                   break;
   621
   622
               case TMRx u8 PWM PhaseCorrect Mode:
   623
               switch(u8OutMode){
   62.4
                       case
   TMRx u8 PhasePWM Clear on Match:S TMR2->m_TCCR2.sBits.m_COMx =
   TMRx u8 PhasePWM Clear on Match; break;
625 case TMRx u8 PhasePWM Set on Match:
   S TMR2->m_TCCR2.sBits.m_COMx = TMRx u8 PhasePWM Set on Match;
                                                                       break;
                       default:
                                   u8RetErrorState = LBTY WRITE ERROR; break;
   627
   628
                   break;
   629
               case TMRx u8 PWM Fase Mode:
                 switch(u8OutMode){
   630
   631
                       case
   TMRx u8 FastPWM Clear on Match:S TMR2->m TCCR2.sBits.m COMx =
   TMRX u8 FastPWM Clear on Match; break;
632 case TMRX u8 FastPWM Set on Match:
   S TMR2->m_TCCR2.sBits.m_COMx = TMRx u8 FastPWM Set on Match;
                                                                       break;
   633
                       default:
                                   u8RetErrorState = LBTY WRITE ERROR; break;
   634
   635
                   break;
   636
               default:
   637
                   u8RetErrorState = LBTY WRITE ERROR;
   638
                    break;
   639
   640
        if(u8RetErrorState == LBTY OK) {
               if (u8OutMode != TMRx u8 COM Disconnected)
   641
   642
                   GPIO u8SetPinDirection (TMR OC2 PORT, TMR OC2 PIN, PIN OUTPUT);
   643
               strTMR2 Config GLB.m TMR OutputMode = u8OutMode;
   644
   645
           return u8RetErrorState;
   646 }
Here is the call graph for this function:
             TMR2_u8SetOutputMode
                                               TMR2_vidControlUpdateBusy
void TMR2_vidClrCompareMatch_Flag (void )
   769 {S TIFR->sBits.m OCF2 = LBTY RESET;}
void TMR2_vidClrOverFlow_Flag (void )
   775 {S TIFR->sBits.m_TOV2 = LBTY RESET;}
void TMR2_vidCompareMatch_Disable (void )
   766 {S TIMSK->sBits.m OCIE2 = LBTY RESET;}
void TMR2 vidCompareMatch Enable (void )
   765 {S TIMSK->sBits.m OCIE2 = LBTY SET;}
LCTY_INLINE void TMR2_vidCompareUpdateBusy (void )
   454 {while(<u>S TMR2</u>->m ASSR.sBits.m OCR2UB);}
Here is the caller graph for this function:
                                 TMR2_u8SetOutputCompare
   TMR2_vidSetConfig
                                                                     TMR2_vidCompareUpdateBusy
```

TMR2\_vidInit

default: u8RetErrorState = LBTY WRITE ERROR; break;


## <u>LCTY\_INLINE</u> void TMR2\_vidControlUpdateBusy (void )

451 {while(<u>S TMR2</u>->m\_ASSR.sBits.m\_TCR2UB);}

Here is the caller graph for this function:

TMR2 vidSRestConfig

619



## void TMR2\_vidDisable (void )

Here is the call graph for this function:



#### void TMR2\_vidEnable (void )

Here is the call graph for this function:



## void TMR2\_vidGetCompareNum (u16 \* pu16Num)

#### void TMR2\_vidGetOverflowNum (u16 \* pu16Num)

#### void TMR2\_vidGetTicks (<u>u32</u> \* *pu32Tick*)


```
759 {
760 *pu32Tick = (u32) TMR u8MAX * TMR2 u8OverflewNum GLB + S TMR2->m_TCNT2;
761 }
```

## void TMR2\_vidInit (void )


```
//S SFIOR->sBits.m PSR2 = LBTY SET;
488
489
         // TMR2_vidAsync(TMR2_ASYNCHRONOUS_CLOCK);
490
         S TIMSK->sBits.m OCIE2 = LBTY RESET;
491
492
         S TIMSK->sBits.m TOIE2 = LBTY RESET;
493
         S TMR2->m ASSR.sBits.m AS2 = strTMR2 Config GLB.m TMR AsyClock;
494
495
         if(strTMR2 Config GLB.m TMR AsyClock == TMR2 TOSC Clock){
              GPIO_u8SetPinDirection(TMR OSC1 PORT, TMR OSC1 PIN, PIN_INPUT);
GPIO_u8SetPinDirection(TMR OSC2 PORT, TMR OSC2 PIN, PIN_INPUT);
496
497
498
```

```
499
500
        //TMR2 vidEnable();
501
        TMR2 vidControlUpdateBusy();
502
        S TMR2->m TCCR2.sBits.m CSx
                                       = strTMR2 Config GLB.m TMR Prescalar;
503
        //TMR2 u8SetMode(TMR2 MODE INIT);
504
        TMR2 vidControlUpdateBusy();
505
        S TMR2->m TCCR2.sBits.m WGMx0 = GET BIT(strTMR2 Config GLB.m TMR Mode,
TMRx WGMx0 MASK);
506
        S TMR2->m TCCR2.sBits.m WGMx1 = GET BIT(strTMR2 Config GLB.m TMR Mode,
TMRx WGMx1 MASK);
507
        //TMR2 u8SetOutputMode(TMR2 COMPARE OUTPUT MODE);
508
        TMR2_vidControlUpdateBusy();
        S TMR2->m TCCR2.sBits.m_COMx
509
                                       = strTMR2 Config GLB.m TMR OutputMode;
       if (S TMR2->m TCCR2.sBits.m_COMx != TMRx u8 COM Disconnected)
510
            GPIO u8SetPinDirection(TMR OC2 PORT, TMR OC2 PIN, PIN_OUTPUT);
511
512
        //TMR2_vidSetForceOutputCompare();
513
       S TMR2->m TCCR2.sBits.m FOCx = strTMR2 Config GLB.m TMR FOC;
514
515 #if defined(TMR2)
       //TMR2 u8SetOutputCompare(TMR2 OUTPUT COMPARE INIT);
516
517
        TMR2 vidCompareUpdateBusy();
518
        S TMR2->m OCR2 = strTMR2 Config GLB.m TMR Compare;
519
        //TMR2 u8SetCounter(TMR2 COUNTER INIT);
        TMR2 vidTimerUpdateBusy();
520
521
        S TMR2->m_TCNT2 = strTMR2 Config GLB.m TMR Reload;
522 #elif defined (PWM2)
523
     PWM vidDisable OC2();
        PWM_u8SetFreq_OC2(strTMR2 Config GLB.m_TMR_Freq);
PWM_u8SetDuty_OC2(strTMR2 Config GLB.m_TMR_Duty);
524
525
       TMR2 Reload Delay = TMRx RELOAD DELAY[strTMR2 Config GLB.m TMR Prescalar];
526
527 #endif
528
529
        S TIMSK->sBits.m_OCIE2 = strTMR2 Config GLB.m TMR OCIE;
530
        S TIMSK->sBits.m_TOIE2 = strTMR2 Config GLB.m TMR OVIE;
531
532
        S TIFR->sBits.m OCF2
                                = LBTY RESET;
                               = LBTY RESET;
533
        S TIFR->sBits.m TOV2
534 }
```

Here is the call graph for this function:



Here is the caller graph for this function:



#### void TMR2\_vidOverFlow\_Disable (void )

```
772 {S TIMSK->sBits.m TOIE2 = LBTY RESET;}
```

#### void TMR2\_vidOverFlow\_Enable (void )

```
771 {S TIMSK->sBits.m TOIE2 = LBTY SET;}
```

#### void TMR2\_vidResetForceOutputCompare (void )

#### void TMR2\_vidSetCallBack\_CompareMatch (void(\*)(void) pCallBack)

```
777
```

```
778 <u>pFuncCallBack TMR2 CompareMatch</u> = pCallBack;
779 }
```

## void TMR2\_vidSetCallBack\_OverFlow (void(\*)(void) pCallBack)


#### void TMR2\_vidSetCompareMatch\_Flag (void )

```
768 {S TIFR->sBits.m OCF2 = LBTY SET;}
```

## void TMR2\_vidSetCompareNum (u16 u16Num)

## void TMR2\_vidSetConfig (TMR2\_tstrConfig const \*const pstrConfig)

Here is the call graph for this function:



#### void TMR2 vidSetForceOutputCompare (void )

## void TMR2\_vidSetOverFlow\_Flag (void )

```
774 {S TIFR->sBits.m TOV2 = LBTY SET;}
```

#### void TMR2\_vidSetOverflowNum (u16 u16Num)

## void TMR2\_vidSRestConfig (TMR2\_tstrConfig \*const pstrConfig)

```
467 #if defined(PWM2)
                                               = PWM2 FREQ_INIT;
468
        strTMR2 Config GLB.m_TMR_Freq
         strTMR2 Config GLB.m TMR Duty
469
                                               = PWM2 DUTY INIT;
470 #endif
471
        strTMR2 Config GLB.m TMR Reload
                                               = TMR2 COUNTER INIT;
        strTMR2 Config GLB.m TMR Compare = TMR2 OUTPUT COMPARE INIT;
472
        strTMR2 Config GLB.m TMR Prescalar = TMR2 CLOCK SOURCE;
strTMR2 Config GLB.m TMR Mode = TMR2 MODE INIT;
473
474
475
        strTMR2 Config GLB.m TMR OutputMode= TMR2 COMPARE OUTPUT MODE;
                                          = <u>LBTY_RESET;</u>
        strTMR2 Config GLB.m TMR FOC
strTMR2 Config GLB.m TMR OVIE
476
                                               = TMR2 OVERFLOW INTERRUPT_INIT_STATE;
477
478
        strTMR2 Config GLB.m TMR OCIE
TMR2 COMPARE MATCH INTERRUPT INIT STATE;
       strTMR2 Config GLB.m TMR AsyClock = TMR2_ASYNCHRONOUS_CLOCK;
480
481
        if(pstrConfig != LBTY_NULL) {
482
             *pstrConfig = strTMR2 Config GLB;
483
```

```
484
            TMR2 vidInit();
    485 3
Here is the call graph for this function:
                                                            TMR2_vidCompareUpdateBusy
  TMR2_vidSRestConfig
                                    TMR2 vidInit
                                                              TMR2_vidControlUpdateBusy
                                                              TMR2_vidTimerUpdateBusy
LCTY_INLINE void TMR2_vidTimerUpdateBusy (void )
    457 {while(S TMR2->m ASSR.sBits.m TCN2UB);}
Here is the caller graph for this function:
                                    TMR2_u8SetCounter
    TMR2_vidSetConfig
                                                                     TMR2_vidTimerUpdateBusy
                                        TMR2 vidInit
  TMR2 vidSRestConfig
Variable Documentation
void(* pFuncCallBack_TMR0_CompareMatch) (void) (void ) =
INTP_vidCallBack[static]
void(* pFuncCallBack_TMR0_OverFlow) (void) (void ) = INTP_vidCallBack[static]
void(* pFuncCallBack_TMR1_CaptureEven) (void) (void ) = INTP_vidCallBack[static]
void(* pFuncCallBack_TMR1_CompareMatch_A) (void) (void ) =
INTP_vidCallBack[static]
void(* pFuncCallBack_TMR1_CompareMatch_B) (void) (void ) =
INTP_vidCallBack[static]
void(* pFuncCallBack_TMR1_OverFlow) (void) (void ) = INTP_vidCallBack[static]
void(* pFuncCallBack_TMR2_CompareMatch) (void) (void ) =
INTP_vidCallBack[static]
void(* pFuncCallBack_TMR2_OverFlow) (void) (void ) = INTP_vidCallBack[static]
volatile <a href="mailto:TMR0_tstrConfig_strTMR0_Config_GLB">TMR0_tstrConfig_strTMR0_Config_GLB</a> [static]
    Initial value:= {
        .m_TMR_Reload = TMR0_COUNTER_INIT,
.m_TMR_Compare = TMR0_OUTPUT_COMPARE_INIT,
.m_TMR_Prescalar = TMR0_CLOCK_SOURCE,
.m_TMR_Mode = TMR0_MODE_INIT,
```

.m TMR OutputMode = TMRO COMPARE OUTPUT MODE,

= LBTY RESET,

.m TMR FOC


## volatile <a href="mailto:TMR1\_tstrConfig">TMR1\_tstrConfig</a> strTMR1\_Config\_GLB [static]

#### volatile <a href="mailto:TMR2\_tstrConfig">TMR2\_tstrConfig</a> strTMR2\_Config\_GLB [static]

```
volatile <u>u16</u> TMR0_u8CompareNum_GLB = <u>LBTY_u8ZERO</u>[static]
volatile <u>u16</u> TMR0_u8OverflewNum_GLB = <u>LBTY_u8ZERO</u>[static]
volatile <u>u16</u> TMR1_u8OverflewNum_GLB = <u>LBTY_u8ZERO</u>[static]
volatile <u>u16</u> TMR2_u8CompareNum_GLB = <u>LBTY_u8ZERO</u>[static]
volatile <u>u16</u> TMR2_u8OverflewNum_GLB = <u>LBTY_u8ZERO</u>[static]
const <u>u8</u> TMRx_RELOAD_DELAY[] = {0, 47, 6, 1, 1, 1, 0, 0}
```

# TMR\_priv.h File Reference

This graph shows which files directly or indirectly include this file:



#### **Data Structures**

union ASSR type: Type define of Union bit field "Asynchronous Status Register"

union TCCRx\_type: Type define of Union bit field "Timer/Counter Control Register"

struct GPTMR2\_type: General Purpose Input Output Registers

struct GPTMR0\_type: General Purpose Input Output Registers

union <u>TCCR1B\_type</u>: Type define of Union bit field "Timer/Counter Control Register B" union <u>TCCR1A\_type</u>: Type define of Union bit field "Timer/Counter Control Register A" union <u>BYTE\_type</u>: Type define of Union bit field of Single Byte"byte bits exchange" union <u>Word\_type</u>: Type define of Union bit field of Half Word "bits exchange"

struct GPTMR1\_type: General Purpose Input Output Registers

union SFIOR\_type: Type define of Union bit field "Special Function I/O Register"

union <u>TIFR\_type</u>: Type define of Union bit field "Timer/Counter Interrupt Flag Register Reg"

union TIMSK\_type: Type define of Union bit field "Timer/Counter Control Register"

#### **Macros**

- #define <u>S TMR2</u> ((<u>GPTMR2 type</u>\* const)0x42U)
- #define  $\underline{ASSR}$  (\*(volatile  $\underline{u8}$ \* const)0x42U)
- #define OCR2 (\*(volatile <u>u8</u>\* const)0x43U)
- #define TCNT2 (\*(volatile <u>u8</u>\* const)0x44U)
- #define  $\underline{\text{TCCR2}}$  (\*(volatile  $\underline{\text{u8}}$ \* const)0x45U)
- #define <u>S\_TMR1</u> ((<u>GPTMR1\_type</u>\* const)0x46U)
- #define <u>ICR1L</u> (\*(volatile <u>u8</u>\* const)0x46U)
- #define <u>ICR1H</u> (\*(volatile <u>u8</u>\* const)0x47U)
- #define OCR1BL (\*(volatile <u>u8</u>\* const)0x48U)
- #define OCR1BH (\*(volatile <u>u8</u>\* const)0x49U)
- #define OCR1AL (\*(volatile <u>u8</u>\* const)0x4AU)

- #define OCR1AH (\*(volatile <u>u8</u>\* const)0x4BU)
- #define <u>TCNT1L</u> (\*(volatile <u>u8</u>\* const)0x4CU)
- #define TCNT1H (\*(volatile <u>u8</u>\* const)0x4DU)
- #define TCCR1B (\*(volatile <u>u8</u>\* const)0x4EU)
- #define TCCR1A (\*(volatile <u>u8</u>\* const)0x4FU)
- #define <u>S SFIOR</u> ((<u>SFIOR type</u>\* const)0x50U)
- #define <u>SFIOR</u> (\*(volatile <u>u8</u>\* const)0x50U)
- #define <u>S TMR0</u> ((<u>GPTMR0 type</u>\* const)0x52U)
- #define TCNTO (\*(volatile <u>u8</u>\* const)0x52U)
- #define <u>TCCR0</u> (\*(volatile <u>u8</u>\* const)0x53U)
- #define OCRO (\*(volatile <u>u8</u>\* const)0x5CU)
- #define <u>S\_TIFR</u> ((<u>TIFR\_type</u>\* const)0x58U)
- #define <u>TIFR</u> (\*(volatile <u>u8</u>\* const)0x58U)
- #define <u>S\_TIMSK</u> ((<u>TIMSK\_type</u>\* const)0x59U)
- #define TIMSK (\*(volatile u8\* const)0x59U)
- #define <u>TMRx WGMx0 MASK</u> 0x0u
- #define TMRx\_WGMx1\_MASK 0x1u
- #define <u>TMRx\_WGMx2\_MASK</u> 0x2u
- #define TMRx\_WGMx3\_MASK 0x3u
- #define <u>TMR\_EXT0\_PORT</u> B
- #define TMR EXTO PIN GPIO\_TMR\_EXTO\_IN
- #define <u>TMR\_EXT1\_PORT</u> B
- #define TMR EXT1 PIN GPIO TMR EXT1 IN
- #define <u>TMR\_OC0\_PORT</u> B
- #define TMR\_OCO\_PIN GPIO\_TMR\_OCO
- #define <u>TMR\_OC2\_PORT\_</u> D
- #define <u>TMR\_OC2\_PIN</u> GPIO\_TMR\_OC2
- #define <u>TMR\_OSC1\_PORT\_</u> C
- #define <u>TMR\_OSC1\_PIN</u> GPIO\_TMR\_OSC1
- #define <u>TMR\_OSC2\_PORT</u> C
- #define <u>TMR\_OSC2\_PIN\_</u> GPIO\_TMR\_OSC2
- #define TMR ICP1 PORT D
- #define <u>TMR\_ICP1\_PIN\_</u> GPIO\_TMR\_ICP1
- #define <u>TMR\_OC1A\_PORT</u> D
- #define TMR OC1A PIN GPIO\_TMR\_OC1A
- #define TMR OC1B PORT D
- #define <u>TMR\_OC1B\_PIN</u> GPIO\_TMR\_OC1B
- #define  $\underline{TMR \ u8MAX} \ (0x00FF + 1u)$
- #define  $\underline{TMR}\underline{u9MAX}$  (0x01FF + 1u)
- #define  $\underline{TMR \ u10MAX}$  (0x03FF + 1u)
- #define  $\underline{TMR}\underline{u16MAX}$  (0xFFFF + 1u)

#### **Macro Definition Documentation**

```
#define ASSR (*(volatile u8* const)0x42U)
#define ICR1H (*(volatile u8* const)0x47U)
#define ICR1L (*(volatile u8* const)0x46U)
#define OCR0 (*(volatile <u>u8</u>* const)0x5CU)
#define OCR1AH (*(volatile <u>u8</u>* const)0x4BU)
#define OCR1AL (*(volatile <u>u8</u>* const)0x4AU)
#define OCR1BH (*(volatile u8* const)0x49U)
#define OCR1BL (*(volatile <u>u8</u>* const)0x48U)
#define OCR2 (*(volatile u8* const)0x43U)
#define S_SFIOR ((SFIOR_type* const)0x50U)
   Special Function I/O Register
#define S_TIFR ((TIFR_type* const)0x58U)
   Timer/Counter Interrupt Flag Register
#define S_TIMSK ((TIMSK_type* const)0x59U)
   Timer/Counter Interrupt Mask Register
#define S TMR0 ((GPTMR0 type* const)0x52U)
   Timer/Counter 0 Register
#define S_TMR1 ((GPTMR1_type* const)0x46U)
   Timer/Counter 1 Register
#define S_TMR2 ((GPTMR2_type* const)0x42U)
   Timer/Counter 0 Register
```

```
#define SFIOR (*(volatile <u>u8</u>* const)0x50U)
#define TCCR0 (*(volatile <u>u8</u>* const)0x53U)
#define TCCR1A (*(volatile u8* const)0x4FU)
#define TCCR1B (*(volatile <u>u8</u>* const)0x4EU)
#define TCCR2 (*(volatile u8* const)0x45U)
#define TCNT0 (*(volatile u8* const)0x52U)
#define TCNT1H (*(volatile u8* const)0x4DU)
#define TCNT1L (*(volatile <u>u8</u>* const)0x4CU)
#define TCNT2 (*(volatile u8* const)0x44U)
#define TIFR (*(volatile <u>u8</u>* const)0x58U)
#define TIMSK (*(volatile <u>u8</u>* const)0x59U)
#define TMR_EXT0_PIN GPIO_TMR_EXT0_IN
#define TMR_EXT0_PORT B
#define TMR_EXT1_PIN GPIO_TMR_EXT1_IN
#define TMR_EXT1_PORT B
#define TMR_ICP1_PIN GPIO_TMR_ICP1
#define TMR_ICP1_PORT D
#define TMR_OC0_PIN GPIO_TMR_OC0
#define TMR OC0 PORT B
#define TMR_OC1A_PIN GPIO_TMR_OC1A
#define TMR_OC1A_PORT D
#define TMR_OC1B_PIN GPIO_TMR_OC1B
#define TMR_OC1B_PORT D
#define TMR_OC2_PIN GPIO_TMR_OC2
#define TMR_OC2_PORT D
#define TMR_OSC1_PIN GPIO_TMR_OSC1
```

#define TMR\_OSC1\_PORT C

#define TMR\_OSC2\_PIN GPIO\_TMR\_OSC2

#define TMR\_OSC2\_PORT C

#define TMR\_u10MAX (0x03FF + 1u)

#define TMR\_u16MAX (0xFFFF + 1u)

#define TMR\_u8MAX (0x00FF + 1u)

#define TMR\_u9MAX (0x01FF + 1u)

#define TMRx\_WGMx0\_MASK 0x0u

#define TMRx\_WGMx1\_MASK 0x1u

#define TMRx\_WGMx2\_MASK 0x2u

#define TMRx\_WGMx3\_MASK 0x3u

# TMR\_priv.h

```
Go to the documentation of this file.1 /*
****************
3 /* ***********
4 /* File Name : TMR_priv.h
11
12 #ifndef TMR PRIV H
13 #define TMR PRIV H
14
18
21 typedef union{
22
  u8 u Reg;
struct {
23
24
   _____ uo m rckzub : 1;
_____ I u8 m OCR2UB : 1;
_____ I u8 m TCN2UB : 1;
_____ IO u8 m AS2 : 1;
______ IO u8 . . 4.
25
26
27
28 <u>I</u>
29 }sBits;
       IO u8
                : 4;
30 }ASSR type;
31
33
36 typedef union{
37 <u>u8 u Reg;</u>
38
    struct {
   <u>IO u8 m CSx</u> : 3;
39
45 } TCCRx type;
46
48
51 typedef struct{
  IO ASSR type m ASSR;
IO u8 m OCR2;
IO u8 m TCNT2;
52
53
54
55
     IO TCCRx type m TCCR2;
56 } GPTMR2 type;
57
59
62 typedef struct{
  6.3
64
  <u>I</u> <u>u8</u> REVERSE[8];
<u>IO</u> <u>u8</u> m OCRO;
65
             m OCR0;
66
67 } GPTMR0 type;
68
69 /*************
70
73 typedef union{
  u8 u Reg;
74
75
    struct {
  IO <u>u8</u> m CS1 : 3;

IO <u>u8</u> m WGM12: 1;

IO <u>u8</u> m WGM13: 1;

IO <u>u8</u> m ICES1: 1;

IO <u>u8</u> m ICES1: 1;

IO <u>u8</u> m ICNC1: 1;
76
77
78
79
80
81
82 }sBits;
```

```
83 }TCCR1B type;
86
89 typedef union{
   u8 u_Reg;
struct {
90
91
    92
93
        <u>IO</u> <u>u8</u> <u>m FOC1B</u>: 1;
94
        <u>IO u8 m FOC1A: 1;</u>
9.5
99 } TCCR1A type;
100
102
105 typedef union{
106 <u>u8 u Reg;</u>
107 struct {
     108
        IO u8 m B1 : 1;
IO u8 m B2 : 1;
110
111
        <u>IO</u> <u>u8</u> <u>m B3</u> : 1;
        IO u8 m B4 : 1;
112
113
114
117 }BYTE type; // byte bit exchange
118
120
123 typedef union{
124 <u>u16 u16Reg;</u>
125 struct {
      struct {
     BYTE type m u8Low;
126
127
         BYTE type m u8High;
128 }sBytes;
129 struct {
130 IO
     131
132
133
134
135
         <u>IO</u> <u>u8</u> <u>m B1</u> : 1;
        IO u8 m B2 : 1;
        IO u8 m B5 : 1;
136
        <u>IO</u> <u>u8</u> <u>m B7</u> : 1;
137
        <u>IO u8 m B8</u> : 1;
138
139
        <u>IO u8 m B9</u> : 1;
        <u>IO u8 m B10</u>: 1;
140
141
        <u>IO u8 m B11: 1;</u>
        IO u8 m B12: 1;
147 } Word type;
148
150
153 typedef struct{
154 <u>IO Word type</u> <u>m ICR1;</u>
m OCR1B;
m OCR1A;
   IO Word type m TCNT1;
IO TCCR1B type m TCCR1B;
IO TCCR1A type m TCCR1A;
158
159
160 } GPTMR1 type;
161
163
166 typedef union{
167 <u>u8</u> <u>u Reg;</u>
168 <u>struct</u> {
169 <u>IO u8 m PSR10</u>: 1;
```

```
____IO u8 m PSR2 : 1;
         IO u8 m PUD : 1;
171
172
173 <u>IO u8</u>
174 <u>IO u8 m</u>
175 }sBits;
                    : 1;
           <u>IO</u> <u>u8</u> <u>m ADTS</u> : 3;
176 } SFIOR type;
177
179
182 typedef union{
183 <u>u8 u Reg;</u>
184
      struct {
      185
          10 u8 m TOV1 : 1;
10 u8 m TOV1 : 1;
186
187
          ____IO <u>u8</u> <u>m__OCF1B</u>: 1;
188
          <u>IO u8 m OCF1A: 1;</u>
<u>IO u8 m ICF1 : 1;</u>
189
190
194 } TIFR type;
195
197
200 typedef union{
201 <u>u8 u Reg;</u>
202
       struct {
      <u>IO u8 m TOIEO</u> : 1;
203
         | IO u8 m OCIEO : 1;
| IO u8 m TOIE1 : 1;
2.04
205
          <u>IO u8 m OCIE1B: 1;</u>
206
          <u>IO</u> <u>u8</u> <u>m OCIE1A</u>: 1;
207
          IO u8 m TICIE1: 1;
208
       10 <u>u8</u> <u>m TICIEI</u>: 1;
10 <u>u8</u> <u>m TOIE2</u>: 1;
209
210 <u>IO</u>
211 }sBits;
            <u>IO u8 m OCIE2</u> : 1;
212 }TIMSK type; // Timer/Counter Interrupt Mask Register
213
217
(*(volatile u8* const)0x42U)
(*(volatile u8* const)0x43U)
                        (*(volatile u8* const)0x44U)
                        (*(volatile u8* const)0x45U)
223 #define TCCR2
224
226 #define S TMR1
                        ((GPTMR1_type* const)0x46U)
227 #define ICR1L
                        (*(volatile u8* const)0x46U)
228 #define ICR1H
                        (*(volatile u8* const)0x47U)
229 #define OCR1BL
                        (*(volatile u8* const)0x48U)
                        (*(volatile u8* const)0x49U)
230 #define OCR1BH
                        (*(volatile u8* const)0x4AU)
231 #define OCR1AL
                        (*(volatile u8* const)0x4BU)
232 #define OCR1AH
                        (*(volatile u8* const)0x4CU)
233 #define TCNT1L
                        (*(volatile u8* const)0x4DU)
234 #define TCNT1H
                        (*(volatile u8* const)0x4EU)
235 #define TCCR1B
236 #define TCCR1A
                        (*(volatile u8* const)0x4FU)
237
239 #define S SFIOR
                        ((SFIOR_type* const)0x50U)
240 #define SFIOR
                        (*(volatile u8* const)0x50U)
241
243 #define S TMR0
                        ((GPTMR0 type* const)0x52U)
                        (*(volatile u8* const)0x52U)
(*(volatile u8* const)0x53U)
244 #define TCNT0
245 #define TCCR0
246
247 #define OCRO
                        (*(volatile u8* const)0x5CU)
248
250 #define S TIFR
                        ((TIFR type* const)0x58U)
251 #define TIFR
                        (*(volatile u8* const)0x58U)
252
254 #define S TIMSK
                        ((TIMSK type* const)0x59U)
255 #define TIMSK
                        (*(volatile u8* const)0x59U)
256
```

```
258
259 #define TMRx_WGMx0_MASK
                0x0u
260 #define TMRx_WGMx1_MASK
               0x1u
261 #define TMRx_WGMx2_MASK
262 #define TMRx_WGMx3_MASK
                0x2u
                0 \times 311
2.63
264 #define TMR EXTO PORT
265 #define TMR EXTO PIN
                GPIO TMR EXTO IN
266 #define TMR_EXT1_PORT
                В
267 #define TMR_EXT1_PIN
                GPIO_TMR_EXT1_IN
268
269 #define TMR OCO PORT
270 #define TMR OCO PIN
                GPIO TMR OCO
271
272 #define TMR OC2 PORT
273 #define TMR OC2 PIN
                GPIO TMR OC2
274
275 #define TMR_OSC1_PORT
276 #define TMR_OSC1_PIN
277 #define TMR_OSC2_PORT
                GPIO TMR OSC1
278 #define TMR OSC2 PIN
                GPIO TMR OSC2
279
280 #define TMR_ICP1_PORT
281 #define TMR_ICP1_PIN
                GPIO TMR ICP1
282 #define TMR OC1A PORT
283 #define TMR OC1A PIN
                GPIO TMR OC1A
284 #define TMR_OC1B_PORT
                D
285 #define TMR_OC1B_PIN
                GPIO TMR OC1B
286
287 #define TMR u8MAX
                (0x00FF + 1u)
288 #define TMR_u9MAX
                (0x01FF + 1u)
289 #define TMR_u10MAX
                (0x03FF + 1u)
290 #define TMR u16MAX
                (0xFFFF + 1u)
291
295
299
303
304
```