

Digital Logic Design & Computer Architecture Lab report

First assignment

PREPARED FOR

Miss. Talebpour

PREPARED BY

Mohsen Karbalaei Amini, 98242128

Mohammad Mehdi Parchami, 400243084



Implementation (Part a)

We constructed a full adder making use of *data flow* coding style and used that module to build the 12-bit ripple carry (structural coding style).

Here you can see the codes:

```
21 module full adder(
     input a,
22
     input b.
23
24
     input cin,
25
     output s,
     output cout
26
     assign s = a ^ b ^ cin;
28
      assign cout = ( a & b ) | ( a & cin ) | ( b & cin );
29
30
31
32 endmodule
33
```

```
module ripple carry12(
21
22
       input [11:0] a,
23
       input [11:0] b,
       input cin,
24
25
       output [11:0] s,
       output cout
26
27
28
      wire w0,w1,w2,w3,w4,w5,w6,w7,w8,w9,w10;
30
      full_adder FA0 (a[0], b[0], cin, s[0], w0);
31
      full_adder FA1 (a[1], b[1], w0, s[1], w1);
32
      full_adder FA2 (a[2], b[2], w1, s[2], w2);
33
      full_adder FA3 (a[3], b[3], w2, s[3], w3);
34
      full_adder FA4 (a[4], b[4], w3, s[4], w4);
35
      full_adder FA5 (a[5], b[5], w4, s[5], w5);
36
37
      full_adder FA6 (a[6], b[6], w5, s[6], w6);
38
      full adder FA7 (a[7], b[7], w6, s[7], w7);
      full_adder FA8 (a[8], b[8], w7, s[8], w8);
full_adder FA9 (a[9], b[9], w8, s[9], w9);
39
40
41
      full adder FA10 (a[10], b[10], w9, s[10], w10);
      full_adder FA11 (a[11], b[11], w10, s[11], cout);
42
43
44 endmodule
45
```

Test Bench (part b)


Code and simulation:


```
25 module ripple_carry12_tb;
26
       // Inputs
27
28
      reg [11:0] a;
29
      reg [11:0] b;
30
      reg cin;
31
       // Outputs
32
33
       wire [11:0] s;
34
       wire cout;
35
       // Instantiate the Unit Under Test (UUT)
36
37
       ripple carry12 uut (
38
         .a(a),
          .b(b),
39
         .cin(cin),
40
41
         .3(3),
42
          .cout(cout)
43
44
       initial begin
45
46
         // Initialize Inputs
          a = 12'b1111111000000;
47
         b = 12'b000000111111;
48
          cin = 0;
49
50
51
          #50;
52
          a = 12'b111111000000;
53
          b = 12'b000000111111;
54
          cin = 1;
55
56
57
          #50
58
59
60
          a = 12'b000011100101;
          b = 12'b000000101011;
61
         cin = 1;
62
          // Add stimulus here
63
64
65
       end
66
```




Synthesize (part c)

Here's the technology and the RTL schematic view.







LUT Details (part d)









Critical Path Delay Analysis (part e)

Based on the post-PAR static timing report, the critical path in this Circuit is the way from *cin* to *s*[11], with a delay of 17.145 ns.


Here's a bit summary of the most delayed paths.

	Destina	ati	+ on Pad Delay +
a<0>	cout		16.443
a<0>	s<10>		15.731
a<0>	s<11>		16.579
a<1>	cout		15.924

. . .

```
b<0>
          |s<8>
                  | 14.122|
b<0>
          ls<9>
                   | 14.700|
b<0>
          ls<10>
                    1 15.9041
                    | 16.752|
b<0>
          ls<11>
b<1>
          cout
                     | 15.964|
        ls<9>
                   | 15.093|
cin
        |s<10>
                   | 16.297|
cin
                   I 17.145I
        Is<11>
cin
```

Design Summary (part f)



Carry-Look-Ahead

Implementation (Part a)

We define two variables as 'carry generate' G_i and 'carry propagate' P_i then,

$$P_i = A_i \oplus B_i$$

 $G_i = A_iB_i$

The sum output and carry output can be expressed in terms of carry generate \boldsymbol{G}_i and carry propagate P as

$$S_i = P_i \oplus C_i$$

 $C_{i+1} = G_i + P_iC_i$

where G_i produces the carry when both A_i , B_i are 1 regardless of the input carry. P_i is associated with the propagation of carry from \mathcal{C}_{i} to \mathcal{C}_{i+1} .

So we write this code to implement carry-look-ahead adder:


```
module cla12 (a, b, cin, sum, cout);
    input [11:0] a, b;
    input cin;
    output reg [11:0] sum;
    output reg cout;
    integer i, j, k;
    reg [11:0] g,p;
    reg [12:0] c;
    reg temp;
    always @(*) begin
        c[0] = cin;
        temp = 1;
        for(i = 0; i < 12; i = i + 1) begin
            g[i] = a[i] & b[i];
            p[i] = a[i] ^ b[i];
            c[i + 1] = g[i] / (p[i] & c[i]);
            sum[i] = p[i] ^ c[i];
        cout = c[12];
    end
endmodule
```

Test Bench and Results (part b)

Code and simulation:


```
timescale 1ns / 1ps
module cla12_tb;
       reg [11:0] a, b;
       reg cin;
       wire [11:0] sum;
       wire cout;
       cla12 uut (.a(a), .b(b), .cin(cin), .sum(sum), .cout(cout));
       initial begin
       cin = 0;
       a = 12'd0;
                    b = 12'd0;
                                  #100;
       a = 12'd15; b = 12'd1795; #100;
                                  #100;
       a = 12'd12; b = 12'd14;
                    b = 12'd353; #100;
       a = 12'd7:
       a = 12'd11; b = 12'd3311; #100;
       cin = 1;
       a = 12'd0;
                    b = 12'd0;
                                  #100;
       a = 12'd15; b = 12'd1795; #100;
       a = 12'd12; b = 12'd14;
                                  #100:
       a = 12'd7; b = 12'd353; #100;
       a = 12'd11; b = 12'd3311; #100;
endmodule
```


Results:



Synthesize (part c)

Here's the technology and the RTL schematic view.





Results show the fact that after synthesizing, our implementation was completely **changed!** The new structure is very similar to rca structure.

Critical Path Delay Analysis (part e)

Based on the post-PAR static timing report, the critical path in this cla implementation is the way from b[0] to s[11], with a delay of 17.040 ns.

Design Summary (part f)

cla12 Project Status (03/08/2023 - 11:26:30)			
Project File:	cla12.xise	Parser Errors:	No Errors
Module Name:	cla12	Implementation State:	Placed and Routed
Target Device:	xc3s100e-5vq100	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	6 Warnings (0 new)
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary [-]				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of 4 input LUTs	24	1,920	1%	
Number of occupied Slices	18	960	1%	
Number of Slices containing only related logic	18	18	100%	
Number of Slices containing unrelated logic	0	18	0%	
Total Number of 4 input LUTs	24	1,920	1%	
Number of bonded <u>IOBs</u>	38	66	57%	
Average Fanout of Non-Clock Nets	1.73			

Performance Summary				[-]
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report	
Timing Constraints:				



Performance Comparison

Delay

Comparing the critical path delay of the two adder circuits, indicates that the carry look ahead is faster than ripple carry. Although we were expecting more difference, if we want to have results much clearer, we should have them scaled much more than only 12 bits.

	Ripple Carry	Carry Look Ahead
Critical Delay	17.145 ns	17.040 ns

Resource Utilization

As illustrated above, in case of number of 4 input LUTs, occupied slices and IOBs, both circuits have the same resource usage.