

Digital Logic Design & Computer Architecture Lab report

Third assignment

PREPARED FOR

Miss. Talebpour

PREPARED BY

Mohsen Karbalaei Amini, 98242128

Mohammad Mehdi Parchami, 400243084

Serialized output multiplier

Implementation (Part a)

We constructed a generic (extra point part) n*n bit multiplier, that outputs the result synchronous to the clk signal in a serialized manner. We also embedded a start signal which enables us to do multiple multiplications in one test bench.

Here you can see the code:

```
module shift_add_multiply #(parameter n=32)(multiplier,multiplicand,start,clk,out);
   input [n - 1:0] multiplier, multiplicand;
          start,clk;
   output
               out;
  reg [7:0] bit = 0;
  reg [n:0] product;
      reg [n - 1:0] m;
  always @(posedge clk )begin
    if(start || bit >= n + n - 1) begin
       bit = 0;
       product[n:0] = 0;
               out = 0;
                m = multiplier;
       else begin
                      if(bit < n) begin
                            if (m[0])
                                    product = product + {1'b0 , multiplicand} ;
        m = m >> 1;
    out = product[0]:
    product = product >> 1;
    bit = bit + 1;
         end
  end
endmodule
```

On each positive edge of the *clk*, *out* signal represents the last bit of the product (which won't be changed in the reminding sums), and then shifts the product to the right to make room for the new operations.


Test Bench (part b)

Code and simulation:


endmodule

```
module shift_add_mul_tb;
       // Inputs
        reg [30:0] multiplier;
        reg [30:0] multiplicand;
        reg start;
        reg clk;
        // Outputs
        wire out;
        // Instantiate the Unit Under Test (UUT)
        shift_add_multiply uut (
                .multiplier(multiplier),
                .multiplicand(multiplicand),
               .start(start),
               .clk(clk),
                .out(out)
        );
        /*always
        begin
               clk <= !clk;
        end
        initial begin
               // Initialize Inputs
               multiplier = 31'd8;
               multiplicand = 31'd8;
               start = 1;
               clk = 0;
                // Wait 100 ns for global reset to finish
                #10;
                #10;
                clk = 1;
                #10;
                #10;
                clk = 0;
                               start = 0;
               forever #(20) clk = ~clk;
        end
```

The multiplication of 8*8=64=(7'b100_0000)



Synthesize



Design Summary

