

# Digital Logic Design & Computer Architecture Lab report

Second assignment

#### PREPARED FOR

Miss. Talebpour

#### **PREPARED BY**

Mohsen Karbalaei Amini, 98242128

Mohammad Mehdi Parchami, 400243084

# ■ 12-bit ALU

#### Implementation (Part a)

We constructed a 12-bit ALU making use of behavioral coding style and case statement to define what each op code does. We also used concatenating to generate CarryOut bit.

Here you can see the codes:


```
21 module alu(
22
              input [11:0] A,B, // Inputs
23
              input [2:0] OP,// operation Select
24
              output reg [11:0] Z, // Output
25
             output reg CarryOut, // Carry Out
26
              output reg Sign, // sign bit
27
              output reg OV // Overflow flag
28
29
       always @(*) begin
31
         case(OP)
32
              3'd0: if (A[11] == 1'b1) begin
33
                          Z = -A;
34
                          CarryOut= 1'b0;
35
                          0V= 1'b0;
                          if (A == 12'b1000_0000_0000)
36
37
                                  0V = 1'b1;
38
                     end
39
                     else begin
40
                          CarryOut= 1'b0;
41
                           OV= 1'b0;
42
                          Z = A;
43
44
             3'd1: Z = B << 1;
45
               3'd2: begin Z = A & B; OV = 1'b0; end
46
               3'd3: begin Z = A | B; 0V = 1'b0; end
              3'd4: begin Z = A ^ B; OV = 1'b0; end
47
48
              3'd5: begin Z = ~A; OV = 1'b0; end
              3'd6: begin
49
50
                       {CarryOut,Z} = ({1'b0,A} + {1'b0,B});
51
                       OV = (A[11] & B[11] & (~Z[11])) | ((~A[11]) & (~B[11]) & Z[11]);
53
54
               3'd7: begin
55
                       {CarryOut, Z}= {1'b0, A} - {1'b0, B};
56
                       OV = (A[11] & (~B[11]) & (~Z[11])) | ((~A[11]) & (B[11]) & Z[11]);
57
58
           endcase
59
            Sign = Z[11];
60
61 endmodule
```

#### Test Bench (part b)

Code and simulation:


```
26
    module alu_tb;
27
28
29
             reg [11:0] a, b;
30
             reg [2:0] op_select;
31
            wire [11:0] out;
32
            wire overflow, cout, sign;
33
34
             alu alu(a, b, op_select, out, cout, sign, overflow);
35
36
            initial begin
         // abs
37
         op_select = 3'd0;
38
39
         a = 12'b1110_1111_0001;
40
        #50;
41
        // abs
         op_select = 3'd0;
42
43
         a = 12'b1000_0000_0000;
44
         #50;
45
        //with overflow negetive numbers
         op_select = 3'd6;
46
         a = 12'b1000_0000_0001;
47
         b = 12'b1000_0110_0001;
48
49
         #50;
50
         //without overflow posetive numbers
51
         op_select = 3'd6;
52
         a = 12'b0110_0000_11111;
         b = 12'b0000_0110_0001;
53
54
         #50:
55
        //with overflow posetive numbers
56
        op_select = 3'd6;
         a = 12'b0110_1001_1111;
57
         b = 12'b0111_0110_1001;
58
         #50;
59
```


```
60
           //without overflow negetive numbers
  61
           op_select = 3'd6;
           a = 12'b1110_1111_0001;
  62
           b = 12'b1110_0110_0101;
  63
  64
           #50;
  65
           // postive nad negetive numbers
  66
           op_select = 3'd6;
  67
           a = 12'b1110_1111_0001;
           b = 12'b0111 0110 1001;
  68
  69
           #50;
  70
           //left shift
           b = 12'b1110_1111_0001;
  71
  72
           #50;
           // and
  73
  74
           op_select = 3'd2;
  75
           a = 12'b1110_1111_0001;
  76
           b = 12'b1110_0110_0101;
  77
           #50;
  78
           //or
           op_select = 3'd3;
  79
           #50;
  80
  81
           //xor
  82
           op_select = 3'd4;
  83
           #50;
           //not
  84
  85
           op_select = 3'd5;
           #50;
  86
  87
           //sub without overflow negetive numbers
           op_select = 3'd7;
  88
  89
           a = 12'b1000_0000_0001;
  90
           b = 12'b1000_0110_0001;
  91
           #50;
92
        //sub without overflow posetive numbers
        op_select = 3'd7;
94
        a = 12'b0110_0000_1111;
95
        b = 12'b0000_0110_0001;
96
       #50;
97
       //sub postive nad negetive numbers with overflow
        op_select = 3'd7;
98
99
        a = 12'b1000_0001_0101;
        b = 12'b0111_0110_1011;
100
101 end
102
103
104 endmodule
```



### Synthesize (part c)

Here's the technology and the RTL schematic view.





#### Critical Path Delay Analysis (part e)

Based on the post-PAR static timing report, the critical path in this Circuit is the way from A[1] to Z[3], with a delay of 11.780 ns.

Here's a bit summary of the most delayed paths.

	+	+
	•	on Pad  Delay
A<0> A<0> A<0> A<0> A<0> A<0>	+  Sign    Z<0>  Z<1>  Z<2>  Z<3>  Z<4>	11.153    10.877    10.680    10.988    11.325    10.315
 A<1>	Z<3>	11.780

## Design Summary (part f)

			alu Project Sta	tus (03/16/2	2023 - 06:58:14	)				
Project File:	dfgdf.	dfgdf.xise			Parser Errors:			No Errors		
Module Name:	alu	alu		Implementation State:		ı	Placed and Routed			
Target Device:	xc3s1	xc3s100e-5tq144		•Errors:		No Errors				
Product Version:	ISE 14	ISE 14.7		• Warnings:			5 Warnings (0 new)			
Design Goal:	Balan	Balanced		Routing Results:			All Signals Completely Routed			
Design Strategy:	Xilinx	Xilinx Default (unlocked)		• Timing Constraints:			All Constraints Met			
Environment:	Syste	System Settings		• Final Timing Score:			0 (Timing Report)			
			Device Utilizatio	n Summary					[-	
Logic Utilization			Used	Available		Utilization		Note(s)		
Number of 4 input LUTs			106		1,920		5%			
Number of occupied Slices			56	6 960			5%			
Number of Slices containing only related logic		56	5 56			100%				
Number of Slices containing unrelated logic		0	56			0%				
Total Number of 4 input LUTs		107		1,920		5%				
Number used as logic		106								
Number used as a route-thru			1							
Number of bonded <u>IOBs</u>		42		108		38%				
IOB Latches		2								
	Average Fanout of Non-Clock Nets		2,76							
Average Fanout of Non-Clock Nets			2.70							
Average Fanout of Non-Clock Nets			2170	1						
Average Fanout of Non-Clock Nets			Performance :						[-	
		0 (Setup: 0, Hol	Performance :		Pinout Data:		Pinout	Report	[-	
Final Timing Score:		0 (Setup: 0, Hol	Performance :		Pinout Data: Clock Data:		_	Report Report	[-	
Final Timing Score:			Performance : d: 0) letely Routed				_		[-	
Final Timing Score: Routing Results:		All Signals Comp	Performance : d: 0) letely Routed				_		[-	
Final Timing Score: Routing Results:		All Signals Comp	Performance : d: 0) letely Routed	Summary			_		[-	
Final Timing Score: Routing Results: Timing Constraints:	Stat	All Signals Comp All Constraints N	Performance ! d: 0) eletely Routed det	Summary		Warnings	_			
Final Timing Score: Routing Results: Timing Constraints: Report Name	<b>Stat</b>	All Signals Comp All Constraints N	Performance : d: 0) letely Routed det  Detailed R	Summary	Clock Data:	Warnings 3 Warnings (0 new	Clock I	Report		
Final Timing Score: Routing Results: Timing Constraints:  Report Name Synthesis Report		All Signals Comp All Constraints I	Performance : d: 0) letely Routed det  Detailed R Generated	Summary eports	Clock Data:		Clock I	Report		
Final Timing Score: Routing Results: Timing Constraints:  Report Name Synthesis Report Translation Report	Curre	All Signals Comp All Constraints N	Performance : d: 0) letely Routed det  Detailed R  Generated Thu Mar 16 06:57:55 202	Summary  eports  3 3	Clock Data:  Errors 0	3 Warnings (0 new	Clock	Infos 3 Infos (0 new)		
Final Timing Score: Routing Results: Timing Constraints:  Report Name Synthesis Report Translation Report Map Report	Curre	All Signals Comp All Constraints I	Performance discolor of the state of the sta	Summary  eports  3 3 3	Clock Data:  Errors 0 0	3 Warnings (0 new	Clock	Infos   3 Infos (0 new)   0		
Final Timing Score: Routing Results: Timing Constraints: Report Name	Curre Curre	All Signals Comp All Constraints I	Performance : d: 0) letely Routed det  Detailed R  Generated Thu Mar 16 06:57:55 202 Thu Mar 16 06:58:08 202 Thu Mar 16 06:58:08 202	Summary  eports  3 3 3	Errors 0 0 0	3 Warnings (0 new 0 2 Warnings (0 new	Clock	Infos   3 Infos (0 new)   0   2 Infos (0 new)		