
fir_mac_loop on the 5-stage core: last two taps of y[2], loop exit, rdacc.q15 and store
clk
IF pc
addi t2 mac bnez t2 rdacc.q15 t5 addi s0 lh t3 lh t4 addi t0 addi t1 addi t2 mac bnez t2 rdacc.q15 t5 addi s0 addi s3 sh t5 addi s2 bnez s3
ID
addi t1 addi t2 mac bnez t2 rdacc.q15 t5 bubble lh t3 lh t4 addi t0 addi t1 addi t2 mac bnez t2 rdacc.q15 t5 addi s0 addi s3 sh t5 addi s2
EX
addi t0 addi t1 addi t2 mac bnez t2 bubble bubble lh t3 lh t4 addi t0 addi t1 addi t2 mac bnez t2 rdacc.q15 t5 addi s0 addi s3 sh t5
MEM
lh t4 addi t0 addi t1 addi t2 mac bnez t2 bubble bubble lh t3 lh t4 addi t0 addi t1 addi t2 mac bnez t2 rdacc.q15 t5 addi s0 addi s3
WB
lh t3 lh t4 addi t0 addi t1 addi t2 mac bnez t2 bubble bubble lh t3 lh t4 addi t0 addi t1 addi t2 mac bnez t2 rdacc.q15 t5 addi s0
flush
mac.valid_i
mac.rs1 (x[n])
10891 -2708 0
mac.rs2 (h[k])
-159 -114 0
mac.s1_prod
-1731669 308712 0
mac.acc
0 -1731669 -1422957
rf write
rd
28 29 5 6 7 28 29 5 6 7 30 8 19
rd value
10891 -159 65570 65854 1 -2708 -114 65572 65856 0 -44 65542
4525 4550 4575 4600 4625 4650 4675
simulation time (ns)