











LM139, LM239, LM339, LM139A LM239A, LM339A, LM2901, LM2901AV, LM2901V

SLCS006U - OCTOBER 1979-REVISED NOVEMBER 2018

LM339, LM239, LM139, LM2901 Quad Differential Comparators

Features

- Wide Supply Ranges
 - Single Supply: 2 V to 36 V (Tested to 30 V for Non-V Devices and 32 V for V-Suffix Devices)
 - Dual Supplies: ±1 V to ±18 V (Tested to ±15 V for Non-V Devices and ±16 V for V-Suffix Devices)
- Low Supply-Current Drain Independent of Supply Voltage: 0.8 mA (Typical)
- Low Input Bias Current: 25 nA (Typical)
- Low Input Offset Current: 3 nA (Typical) (LM139)
- Low Input Offset Voltage: 2 mV (Typical)
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS
- On Products Compliant to MIL-PRF-38535. All Parameters Are Tested Unless Otherwise Noted. On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

Applications

- Industrial
- Automotive
 - Infotainment and Clusters
 - Body Control Modules
- **Power Supervision**
- Oscillators
- **Peak Detectors**
- Logic Voltage Translation

3 Description

The LMx39x and the LM2901x devices consist of four independent voltage comparators that are designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible, as long as the difference between the two supplies is 2 V to 36 V, and V_{CC} is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. The outputs can be connected to other open-collector outputs to achieve wired-AND relationships.

The LM139 and LM139A devices are characterized for operation over the full military temperature range of -55°C to +125°C. The LM239 and LM239A devices are characterized for operation from -25°C to +85°C. The LM339 and LM339A devices are characterized for operation from 0°C to 70°C. The LM2901, LM2901AV, and LM2901V devices are characterized for operation from -40°C to +125°C.

Device Information⁽¹⁾

Device information									
PART NUMBER	PACKAGE	BODY SIZE (NOM)							
	CDIP (14)	21.30 mm × 7.60 mm							
LM139x	LCCC (20)	8.90 mm × 8.90 mm							
	CFP (14)	9.20 mm × 6.29 mm							
LM139x, LM239x, LM339x, LM2901x	SOIC (14)	8.70 mm × 3.90 mm							
LM239, LM339x, LM2901	PDIP (14)	19.30 mm × 6.40 mm							
LM239, LM2901	TSSOP (14)	5.00 mm × 4.40 mm							
LM339x, LM2901	SO (14)	10.20 mm × 5.30 mm							
LM339x	SSOP (14)	6.50 mm × 5.30 mm							

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic







Table of Contents

1	Features 1	8	Detailed Description	1
2	Applications 1		8.1 Overview	. 11
3	Description 1		8.2 Functional Block Diagram	. 1
4	Revision History2		8.3 Feature Description	. 1
5	Device Comparison Table3		8.4 Device Functional Modes	. 1
6	Pin Configuration and Functions 4	9	Application and Implementation	12
7	Specifications5		9.1 Application Information	
•	7.1 Absolute Maximum Ratings		9.2 Typical Application	. 12
	7.2 ESD Ratings	10	Power Supply Recommendations	14
	7.3 Recommended Operating Conditions	11	Layout	14
	7.4 Thermal Information (14-Pin Packages)		11.1 Layout Guidelines	. 14
	7.5 Thermal Information (20-Pin Packages)		11.2 Layout Example	. 14
	7.6 Electrical Characteristics for LM139 and LM139A 7	12	Device and Documentation Support	1
	7.7 Electrical Characteristics for LMx39 and LMx39A 7		12.1 Related Links	. 1
	7.8 Electrical Characteristics for LM2901, LM2901V and		12.2 Receiving Notification of Documentation Updates	1
	LM2901AV 8		12.3 Community Resources	. 1
	7.9 Switching Characteristics for LM29019		12.4 Trademarks	. 1
	7.10 Switching Characteristics for LM139 and LM139A. 9		12.5 Electrostatic Discharge Caution	. 1
	7.11 Switching Characteristics for LMx39 and LMx39A . 9		12.6 Glossary	. 1
	7.12 Typical Characteristics	13	Mechanical, Packaging, and Orderable Information	1

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision T (June 2015) to Revision U	Page
•	Changed LM239x temperature range from 125°C to 85°C in Description section	1
•	Changed data sheet title	1
•	Changed LM293AD to LM239AD in Device Comparison Table	3
•	Changed 'I' to dash in GND and VCC in I/O column of the Pin Functions table	4
•	Added Input Current and related footnote in Absolute Maximum Ratings	5
•	Changed layout of Recommended Operating Conditions temperatures to separate rows	5
•	Changed values in the Thermal Information table to align with JEDEC standards	6
•	Added LM2901V and LMV2901AV to LM2901 Elect Char Table title to make more clear which devices are covered.	8
•	Changed "Dual" to "Quad" and removed "Absolute Maximum" wording and mention of Q100 in Overview section texture.	ct 11
•	Changed and corrected text in Feature Description section	11
•	Changed Example Values in Typical Application Design Parameters table	12
•	Added Receiving Notification of Documentation Updates section	15

Changes from Revision S (August 2012) to Revision T Page Deleted Ordering Information table. Added Military Disclaimer to Features list. Added Applications, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section. No specification changes.

Submit Documentation Feedback

Copyright © 1979–2018, Texas Instruments Incorporated



5 Device Comparison Table

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM139J, LM139AJ	CDIP (14)	21.30 mm × 7.60 mm
LM139FK, LM139AFK	LCCC (20)	8.90 mm × 8.90 mm
LM139W, LM139AW	CFP (14)	9.20 mm × 6.29 mm
LM139D, LM139AD, LM239D, LM239AD, LM339D, LM339AD, LM2901D	SOIC (14)	8.70 mm × 3.90 mm
LM239N, LM339N, LM339AN, LM2901N	PDIP (14)	19.30 mm × 6.40 mm
LM239PW, LM2901PW	TSSOP (14)	5.00 mm × 4.40 mm
LM339NS, LM339ANS, LM2901NS	SOP (14)	10.20 mm × 5.30 mm
LM339DB, LM339ADB	SSOP (14)	6.50 mm × 5.30 mm

OTHER QUALIFIED VERSIONS OF LM139-SP, LM239A, LM2901, LM2901AV, LM2901V:

Automotive Q100: LM239A-Q1, LM2901-Q1, LM2901AV-Q1, LM2901V-Q1

• Enhanced Product: LM239A-EP

Space: LM139-SP



6 Pin Configuration and Functions

D, DB, N, NS, PW, J, or W Package SOIC, SSOP, PDIP, SO, TSSOP, CDIP, or CFP Top View





(1) NC = no internal connection.

Pin Functions

PIN							
NAME	D, J, W, B, PW, DB, N, NS	FK	I/O ⁽¹⁾	DESCRIPTION			
1IN+	7	10	I	Positive input pin of the comparator 1			
1IN-	6	9	I	Negative input pin of the comparator 1			
1OUT	1	2	0	Output pin of the comparator 1			
2IN+	5	8	1	Positive input pin of the comparator 2			
2IN-	4	6	1	Negative input pin of the comparator 2			
2OUT	2	3	0	Output pin of the comparator 2			
3IN+	9	13	I	Positive input pin of the comparator 3			
3IN-	8	12	I	Negative input pin of the comparator 3			
3OUT	14	20	0	Output pin of the comparator 3			
4IN+	11	16	I	Positive input pin of the comparator 4			
4IN-	10	14	I	Negative input pin of the comparator 4			
4OUT	13	19	0	Output pin of the comparator 4			
GND	12	18	_	Ground			
V _{CC}	3	4	_	Supply pin			
		1					
		5					
NO		7		No second (se fatered second fae)			
NC	_	11] —	No connect (no internal connection)			
		15					
			17				

(1) I = Input, O = Output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽²⁾			36	V
V _{ID}	Differential input voltage (3)	Differential input voltage (3)			V
VI	Input voltage range (either input)	Input voltage range (either input)			V
I _K	Input current ⁽⁴⁾	Input current ⁽⁴⁾			mA
Vo	Output voltage	Output voltage			V
Io	Output current			20	mA
	Duration of output short circuit to ground ⁽⁵⁾	Unlir	nited		
TJ	Operating virtual-junction temperature			150	°C
	Case temperature for 60 s	FK package		260	°C
	Lead temperature 1.6 mm (1/16 in) from case for 60 s	J package		300	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltage values, except differential voltages, are with respect to network ground.
- (3) Differential voltages are at xIN+ with respect to xIN-.
- (4) Input current flows through parasitic diode to ground and will turn on parasitic transistors that will increase I_{CC} and may cause output to be incorrect. Normal operation resumes when input is removed.
- (5) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

7.2 ESD Ratings

			VALUE	UNIT
\/	Clastrostatia dia sharas	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Cupply voltage	Non-V devices	2	30	V
	Supply voltage	V devices	2	32	V
		LM139x	-55	125	
_	lunction town areturn	LM239x	-25	85	°C
T_J	Junction temperature	LM339x	-0	70	
		LM2901x	-40	125	

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information (14-Pin Packages)

		LMx39, LM2901x							
THERMAL METRIC ⁽¹⁾			DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	J (CDIP)	W (CFP)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	98.8	111.8	79	96.2	120	89.5	156.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.3	63.6	73.4	56.1	59	46.1	86.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59.7	60.5	58.7	56.9	68.8	78.7	154.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	25.7	26.2	48.3	24.8	9.9	3	56.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	59.3	59.8	58.5	56.4	68.2	71.8	133.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_	_	_	24.2	14.3	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Thermal Information (20-Pin Packages)

	THERMAL METRIC ⁽¹⁾	LM139x	LINUT
	I DERMAL METRICS	FK (LCCC)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	82.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	59.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	53	°C/W
ΨЈВ	Junction-to-board characterization parameter	58.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.6 Electrical Characteristics for LM139 and LM139A

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

PARAMETER TEST CONDITIONS ⁽¹⁾		T (2)	LM	LM139			39A		LINUT			
	PARAMETER	IESI CON	IDITIONS (1)	T _A ⁽²⁾	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
		$V_{CC} = 5 \text{ V to}$		25°C		2	5		1	2		
V_{IO}	Input offset voltage	$V_{IC} = V_{ICR} m$ $V_O = 1.4 V$	in,	Full range			9			4	mV	
	Input offeet ourrent	V = 1.4 V		25°C		3	25		3	25	nA	
I _{IO}	Input offset current	$V_0 = 1.4 \text{ V}$		Full range			100			100	ΠA	
	Input higo ourrant	V = 1.4 V		25°C		-25	-100		-25	-100	nA	
I _{IB}	Input bias current	$V_0 = 1.4 \text{ V}$		Full range			-300			-300	ΠA	
V	Common-mode input-voltage range (3)				25°C	0 to V _{CC} - 1.5			$V_{\rm CC} - 1.5$			V
V _{ICR}					Full range	0 to V _{CC} - 2			$V_{CC} - 2$			V
A_{VD}	Large-signal differential- voltage amplification	$V_{CC+} = \pm 7.5$ $V_{O} = -5$ V to		25°C		200		50	200		V/mV	
	High-level output current	V _{ID} = 1 V	$V_{OH} = 5 V$	25°C		0.1			0.1		nA	
I _{OH}	nigh-level output current	VID = 1 V	V _{OH} = 30 V	Full range			1			1	μΑ	
\/	Low lovel output voltage	V - 1 V	1 - 4 m A	25°C		150	400		150	400	mV	
V_{OL}	Low-level output voltage	$V_{ID} = -1 \text{ V}, I_{OL} = 4 \text{ mA}$	I _{OL} = 4 IIIA	Full range			700			700	IIIV	
I _{OL}	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	25°C	6	16		6	16		mA	
I _{CC}	Supply current (four comparators)	V _O = 2.5 V,	No load	25°C		0.8	2		0.8	2	mA	

- (1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (2) Full range (MIN to MAX) for LM139 and LM139A is -55°C to +125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (3) The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC+} 1.5 V; however, one input can exceed V_{CC}, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.

7.7 Electrical Characteristics for LMx39 and LMx39A

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾	T _A ⁽²⁾		239 339		LM2 LM3			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
		$V_{CC} = 5 \text{ V to } 30 \text{ V},$	25°C		2	5		1	3	
V _{IO}	V _{IO} Input offset voltage	$V_{IC} = V_{ICR} \text{ min,}$ $V_{O} = 1.4 \text{ V}$	Full range			9			4	mV
	I _{IO} Input offset current	V _O = 1.4 V	25°C		5	50		5	50	nA
IO		input onset current $V_0 = 1.5$	V _O = 1.4 V	Full range			150			150
	lament bing assument	as current V _O = 1.4 V	25°C		-25	-250		-25	-250	A
I _{IB}	input bias current		Full range			-400			-400	nA
\/	Common-mode input-		25°C	0 to V _{CC} - 1.5			0 to V _{CC} - 1.5			V
V _{ICR}	voltage range (3)		Full range	Full range $V_{CC} = 2$		$V_{CC} - 2$			V	
A _{VD}	Large-signal differential- voltage amplification	V_{CC} = 15 V, V_{O} = 1.4 V to 11.4 V, R_{L} ≥ 15 k Ω to V_{CC}	25°C	50	200		50	200		V/mV

- (1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (2) Full range (MIN to MAX) for LM239/LM239A is -25°C to +85°C, and for LM339/LM339A is 0°C to 70°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.
- (3) The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC+} 1.5 V; however, one input can exceed V_{CC}, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to 30 V without damage.



Electrical Characteristics for LMx39 and LMx39A (continued)

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾		T _A ⁽²⁾		M239 M339			39A 39A		UNIT
					MIN	TYP	MAX	MIN	TYP	MAX	
	High lovel output ourrent	V 4.V	V _{OH} = 5 V	25°C		0.1	50		0.1	50	nA
I _{OH}	High-level output current	$V_{ID} = 1 V$	V _{OH} = 30 V	Full range			1			1	μА
.,	Lave lavel autout valtage	V 4.V	1 4 1	25°C		150	400		150	400	\/
V _{OL}	Low-level output voltage	$V_{ID} = -1 V$,	$I_{OL} = 4 \text{ mA}$	Full range			700			700	mV
I _{OL}	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	25°C	6	16		6	16		mA
I _{CC}	Supply current (four comparators)	V _O = 2.5 V,	No load	25°C		0.8	2		0.8	2	mA

7.8 Electrical Characteristics for LM2901, LM2901V and LM2901AV

at specified free-air temperature, V_{CC} = 5 V (unless otherwise noted)

_	DADAMETED		ITION(1)	- (2)	LM	2901		LINUT
	PARAMETER	TEST COND	ITIONS	T _A ⁽²⁾	MIN	TYP	MAX	UNIT
			Non-A devices	25°C		2	7	
.,	land affect valence	$V_{IC} = V_{ICR} \min$	Non-A devices	Full range			15	\/
V _{IO}	Input offset voltage	$V_O = 1.4 \text{ V},$ $V_{CC} = 5 \text{ V to MAX}^{(3)}$	A-suffix devices	25°C		1	2	mV
			A-sullix devices	Full range			4	
	Input offset ourrent	V _O = 1.4 V	V 44V			5	50	nA
I _{IO}	Input offset current	$V_0 = 1.4 \text{ V}$		Full range			200	ΠA
	land him admin	V 4.4.V		25°C		-25	-250	Λ
I _{IB}	Input bias current	V _O = 1.4 V		Full range			-500	nA
V	Common-mode input-			25°C	0 to V _{CC} - 1.5			V
V _{ICR}	voltage range ⁽⁴⁾			Full range	0 to V _{CC} - 2			v
A _{VD}	Large-signal differential- voltage amplification	V_{CC} = 15 V, V_{O} = 1.4 V to $R_{L} \ge$ 15 k Ω to V_{CC}	o 11.4 V,	25°C	25	100		V/mV
	High-level output current	V 4.V	V _{OH} = 5 V	25°C		0.1	50	nA
I _{OH}	nign-ievei output current	V _{ID} = 1 V	$V_{OH} = V_{CC} MAX^{(3)}$	Full range			1	μΑ
			Non-V devices	25°C		150	500	
V_{OL}	Low-level output voltage	$V_{ID} = -1 V$, $I_{OI} = 4 \text{ mA}$	V-suffix devices	25 C		150	400	mV
		OL THUS	All devices	Full range			700	
I_{OL}	Low-level output current	$V_{ID} = -1 V$,	V _{OL} = 1.5 V	25°C	6	16		mA
1	Supply current	$V_0 = 2.5 V$,	V _{CC} = 5 V	25°C		0.8	2	mA
I _{CC}	(four comparators)	No load	$V_{CC} = MAX^{(3)}$	20 0		1	2.5	IIIA

⁽¹⁾ All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

Submit Documentation Feedback

⁽²⁾ Full range (MIN to MAX) for LM2901 is -40°C to +125°C. All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

⁽³⁾ V_{CC} MAX = 30 V for non-V devices, and 32 V for V-suffix devices

⁽⁴⁾ The voltage at either input or common-mode must not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V_{CC+} – 1.5 V; however, one input can exceed V_{CC}, and the comparator will provide a proper output state as long as the other input remains in the common-mode range. Either or both inputs can go to V_{CC} MAX without damage.





7.9 Switching Characteristics for LM2901

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST COND	PITIONS	LM2901	UNIT
PARAMETER	TEST COND	ITIONS	TYP	UNII
Boonanaa tima	R_L connected to 5 V through 5.1 k Ω ,	100-mV input step with 5-mV overdrive	1.3	
Response time	R_L connected to 5 V through 5.1 k Ω , C_L = 15 pF ⁽¹⁾⁽²⁾	TTL-level input step	0.3	μS

1) C_L includes probe and jig capacitance.

7.10 Switching Characteristics for LM139 and LM139A

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST COI	NDITIONS	LM139 LM139A	UNIT		
Pagagona timo	R_L connected to 5 V through 5.1 kΩ, $C_L = 15 pF^{(1)(2)}$	100-mV input step with 5-mV overdrive	1.3	0		
Response time	$C_L^- = 15 \text{ pF}^{(1)(2)}$	TTL-level input step	0.3	μS		

(1) C_L includes probe and jig capacitance.

7.11 Switching Characteristics for LMx39 and LMx39A

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CON	DITIONS	LM239 LM239A LM339 LM339A	UNIT
			TYP	
Pagagona tima	R_L connected to 5 V through 5.1 k Ω ,	100-mV input step with 5-mV overdrive	1.3	
Response time	R_L connected to 5 V through 5.1 k Ω , C_L = 15 pF ⁽¹⁾⁽²⁾	TTL-level input step	0.3	μS

(1) C_L includes probe and jig capacitance.

(2) The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

⁽²⁾ The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.

⁽²⁾ The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



7.12 Typical Characteristics




Figure 1. Supply Current vs Supply Voltage




Figure 2. Input Bias Current vs Supply Voltage




Figure 3. Output Saturation Voltage




Figure 4. Response Time for Various Overdrives

Negative Transition



Figure 5. Response Time for Various Overdrives
Positive Transition



8 Detailed Description

8.1 Overview

The LMx39 and LM2901x are quad comparators with the ability to operate up to an absolute maximum of 36 V on the supply pin. This standard device has proven ubiquity and versatility across a wide range of applications. This is due to very wide supply voltages range (2 V up to 32 V), low Iq, and fast response of the device.

The open-drain output allows the user to configure the output logic low voltage (V_{OL}) and allows the comparator to be used in AND functionality.

8.2 Functional Block Diagram




Figure 6. Schematic (Each Comparator)

8.3 Feature Description

The comparator consists of a PNP Darlington pair input, allowing the device to operate with very high gain and fast response with minimal input bias current. The input Darlington pair creates a limit on the input common-mode voltage capability, allowing the comparator to accurately function from ground to $(V_{CC}-1.5\ V)$ differential input. Allow for $(V_{CC}-2\ V)$ at cold temperature.

The output consists of an open-collector NPN (pulldown or low-side) transistor. The output NPN sinks current when the negative input voltage is higher than the positive input voltage and the offset voltage. The VOL is resistive and scales with the output current. See the *Specifications* section for V_{OL} values with respect to the output current.

8.4 Device Functional Modes

8.4.1 Voltage Comparison

The comparator operates solely as a voltage comparator, comparing the differential voltage between the positive and negative pins and outputting a logic low or high impedance (logic high with pullup) based on the input differential polarity.

Copyright © 1979–2018, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

9.1 Application Information

Typically, a comparator compares either a single signal to a reference, or to two differnt signals. Many users take advantage of the open-drain output to drive the comparison logic output to a logic voltage level to an MCU or logic device. The wide supply range and high voltage capability makes LMx39 or LM2901x optimal for level shifting to a higher or lower voltage.

9.2 Typical Application




Figure 7. Single-ended and Differential Comparator Configurations

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

DESIGN PARAMETER EXAMPLE VALUE Input Voltage Range 0 V to Vsup-1.5 V Supply Voltage 4.5 V to V_{CC} maximum Logic Supply Voltage 0 V to V_{CC} maximum Output Current (R_{PULLUP}) $1 \mu A$ to 4 mAInput Overdrive Voltage 100 mV 2.5 V Reference Voltage Load Capacitance (C_I) 15 pF

Table 1. Design Parameters

9.2.2 Detailed Design Procedure

When using the LMx39 in a general comparator application, determine the following:

- Input voltage range
- · Minimum overdrive voltage
- · Output and drive current
- Response time

9.2.2.1 Input Voltage Range

When choosing the input voltage range, the input common-mode voltage range (V_{ICR}) must be taken in to account. If temperature operation is above or below 25°C the V_{ICR} can range from 0 V to V_{CC} - 2 V. This limits the input voltage range to as high as V_{CC} - 2 V and as low as 0 V. Operation outside of this range can yield incorrect comparisons.

Submit Documentation Feedback



The following list describes the outcomes of some input voltage situations.

- When both IN– and IN+ are both within the common-mode range:
 - If IN- is higher than IN+ and the offset voltage, the output is low and the output transistor is sinking current
 - If IN- is lower than IN+ and the offset voltage, the output is high impedance and the output transistor is not conducting
- When IN- is higher than common mode and IN+ is within common mode, the output is low and the output transistor is sinking current
- When IN+ is higher than common mode and IN- is within common mode, the output is high impedance and the output transistor is not conducting
- When IN- and IN+ are both higher than common mode, the output is low and the output transistor is sinking current

9.2.2.2 Minimum Overdrive Voltage

Overdrive voltage is the differential voltage produced between the positive and negative inputs of the comparator over the offset voltage (V_{IO}). To make an accurate comparison, the overdrive voltage (V_{OD}) must be higher than the input offset voltage (V_{IO}). Overdrive voltage can also determine the response time of the comparator, with the response time decreasing with increasing overdrive. Figure 8 and Figure 9 show positive and negative response times with respect to overdrive voltage.

9.2.2.3 Output and Drive Current

Output current is determined by the load and pullup resistance and logic and pullup voltage. The output current produces a low-level output voltage (V_{OL}) from the comparator, where V_{OL} is proportional to the output current.

The output current can also effect the transient response.

9.2.2.4 Response Time

Response time is a function of input over-drive. See the *Typical Characteristics* graphs for typical response times. The rise and fall times can be determined by the load capacitance (C_L), load/pull-up resistance (R_{PULLUP}) and equivalent collector-emitter resistance (R_{CE}).


- The rise time (τ_R) is approximately τ_R~ R_{PULLUP} × C_L
- The fall time (τ_F) is approximately τ_F ~ R_{CF} × C_I
 - R_{CE} can be determined by taking the slope of Figure 3 in its linear region at the desired temperature, or by dividing the V_{OI} by I_{OUT}

Copyright © 1979–2018, Texas Instruments Incorporated



9.2.3 Application Curves

Figure 8 and Figure 9 were generated with scope probe parasitic capacitance of 50 pF.



10 Power Supply Recommendations

For fast response and comparison applications with noisy or AC inputs, use a bypass capacitor on the supply pin to reject any variation on the supply voltage. This variation can affect the common-mode range of the comparator input and create an inaccurate comparison.

11 Layout

11.1 Layout Guidelines

To create an accurate comparator application without hysteresis, maintain a stable power supply with minimized noise and glitches, which can affect the high level input common-mode voltage range. To achieve this accuracy, add a bypass capacitor between the supply voltage and ground. Place a bypass capacitor on the positive power supply and negative supply (if available).

NOTE

If a negative supply is not being used, do not place a capacitor between the GND pin of the device and system ground.

11.2 Layout Example




Figure 10. LMx39 Layout Example



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LM139	Click here	Click here	Click here	Click here	Click here
LM239	Click here	Click here	Click here	Click here	Click here
LM339	Click here	Click here	Click here	Click here	Click here
LM139A	Click here	Click here	Click here	Click here	Click here
LM239A	Click here	Click here	Click here	Click here	Click here
LM339A	Click here	Click here	Click here	Click here	Click here
LM2901	Click here	Click here	Click here	Click here	Click here
LM2901AV	Click here	Click here	Click here	Click here	Click here
LM2901V	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM139AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139A	Samples
LM139D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM139DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-55 to 125	LM139	Samples
LM239AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239A	Samples
LM239D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239DRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-25 to 85	LM239	Samples



www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM239DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	LM239	Samples
LM239N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	-25 to 85	LM239N	Samples
LM239PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM239PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-25 to 85	L239	Samples
LM2901AVQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901AVQDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901AVQPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901AVQPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901AV	Samples
LM2901D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	LM2901N	Samples



www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM2901NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	-40 to 125	LM2901N	Samples
LM2901NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LM2901	Samples
LM2901PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901	Samples
LM2901VQDR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQDRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM2901VQPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L2901V	Samples
LM339AD	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339ADG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ADRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339AN	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	0 to 70	LM339AN	Samples





www.ti.com

6-Feb-2020

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LM339ANE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	LM339AN	Samples
LM339ANSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339ANSRG4	ACTIVE	so	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339A	Samples
LM339APW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339APWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339A	Samples
LM339D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DBR	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DBRE4	ACTIVE	SSOP	DB	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DE4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRE4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRG3	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339N	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU SN	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NE3	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	SN	N / A for Pkg Type	0 to 70	LM339N	Samples



PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status (1)	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM339NE4	ACTIVE	PDIP	N	14	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	LM339N	Samples
LM339NSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339NSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	LM339	Samples
LM339PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU SN	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRG3	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM	0 to 70	L339	Samples
LM339PWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	L339	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

6-Feb-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF LM139, LM239A, LM2901, LM2901AV, LM2901V:

Automotive: LM239A-Q1, LM2901-Q1, LM2901AV-Q1, LM2901V-Q1

■ Enhanced Product: LM239A-EP

Space: LM139-SP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2020

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM139ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM139DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM239DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM239DRG3	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM239DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM239PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM239PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901AVQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2020

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM2901AVQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DR	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM2901DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM2901DRG3	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM2901DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM2901NSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM2901PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM2901VQPWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM339ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ADRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
LM339APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM339DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DRG3	SOIC	D	14	2500	330.0	16.8	6.5	9.5	2.1	8.0	16.0	Q1
LM339DRG3	SOIC	D	14	2500	330.0	17.0	6.4	9.05	2.1	8.0	16.0	Q1
LM339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
LM339PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
LM339PWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 28-Apr-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM139ADR	SOIC	D	14	2500	350.0	350.0	43.0
LM139ADRG4	SOIC	D	14	2500	350.0	350.0	43.0
LM139DR	SOIC	D	14	2500	350.0	350.0	43.0
LM139DRG4	SOIC	D	14	2500	350.0	350.0	43.0
LM239ADR	SOIC	D	14	2500	333.2	345.9	28.6
LM239ADR	SOIC	D	14	2500	367.0	367.0	38.0
LM239DR	SOIC	D	14	2500	333.2	345.9	28.6
LM239DR	SOIC	D	14	2500	364.0	364.0	27.0
LM239DR	SOIC	D	14	2500	333.2	345.9	28.6
LM239DR	SOIC	D	14	2500	367.0	367.0	38.0
LM239DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM239DRG3	SOIC	D	14	2500	333.2	345.9	28.6
LM239DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM239DRG4	SOIC	D	14	2500	367.0	367.0	38.0
LM239PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM239PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM239PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901AVQPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901AVQPWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901DR	SOIC	D	14	2500	333.2	345.9	28.6



PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM2901DR	SOIC	D	14	2500	364.0	364.0	27.0
LM2901DR	SOIC	D	14	2500	367.0	367.0	38.0
LM2901DR	SOIC	D	14	2500	333.2	345.9	28.6
LM2901DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM2901DRG3	SOIC	D	14	2500	333.2	345.9	28.6
LM2901DRG4	SOIC	D	14	2500	367.0	367.0	38.0
LM2901DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM2901NSR	SO	NS	14	2000	367.0	367.0	38.0
LM2901PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM2901PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
LM2901PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901VQPWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM2901VQPWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339ADR	SOIC	D	14	2500	333.2	345.9	28.6
LM339ADR	SOIC	D	14	2500	364.0	364.0	27.0
LM339ADR	SOIC	D	14	2500	333.2	345.9	28.6
LM339ADR	SOIC	D	14	2500	367.0	367.0	38.0
LM339ADRG4	SOIC	D	14	2500	367.0	367.0	38.0
LM339ADRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM339ANSR	SO	NS	14	2000	367.0	367.0	38.0
LM339APWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339APWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339DR	SOIC	D	14	2500	367.0	367.0	38.0
LM339DR	SOIC	D	14	2500	364.0	364.0	27.0
LM339DR	SOIC	D	14	2500	333.2	345.9	28.6
LM339DRG3	SOIC	D	14	2500	364.0	364.0	27.0
LM339DRG3	SOIC	D	14	2500	333.2	345.9	28.6
LM339DRG4	SOIC	D	14	2500	367.0	367.0	38.0
LM339DRG4	SOIC	D	14	2500	333.2	345.9	28.6
LM339PWR	TSSOP	PW	14	2000	367.0	367.0	35.0
LM339PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339PWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
LM339PWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated