### Content Index

Page01---Index

Page02---Msc

Page03---Revision History

Page04---Block Diagram

Page05---I2C MAP

Page06---Power Diagram and Sequence

Page07---RK3326 Power

Page08---RK3326 OSC/PMUIO1/PMUIO2

Page09---RK3326 DDR Controller

Page10---RK3326 FLASH Controller

Page11---RK3326 USB Controller

Page12---RK3326 SARADC

Page13---RK3326 DVP Interface

Page14---RK3326 Display Interface

Page15---RK3326 UART/SDIO/I2S/SDMMC

Page16---Power-PMIC RK817-1

Page17---USB Port&Power in

Page18---RAM-LPDDR3(178P) 1x32bit

Page19---Flash-eMMC Flash

Page20---LCM-MIPI Panel

Page21---SDIO WIFI/BT-1T1R

## Note

#### NOTE 1:

Component parameter description

- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted
- 3. If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted

#### NOTE 2:

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

#### **Bill of Materials**


#### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Remind
Description
Option
Note



这个页面可以由PCB LAYOUT工程师修改 散热片 T1 T2 T3 T4 T5 T6 MARK MARK MARK MARK MARK 定位标记 MARK MARK MARK MARK MARK 序列号粘贴框 工程版本 A20xxx 中科编号 SB\_MB\_PCBA\_V10 Ds-V1 \_\_\_\_ SB\_MB\_PCBA\_V10 板卡编号 ZK3326-SB-V1 板上字符 ZK3326-SB-V1 H11 Signway H3 Pb-Free H4 防静电 SMT DIP ROHS H10 H8 H9 HOLE HOLE HOLE 定位孔 000 M2\_2X4\_5 M2\_2X4\_5


SIGNWAY								
Project:	oject: RK3326_TABLET_REF							
File: 02.Msc								
Date:	Monday, March 16, 2020	Rev:	<v1.0></v1.0>					
Designed by:	Yangyin	Sheet:	2 of 21					

# Revision History

Version	Date	Author	Change Note	Approved
V1.0	2020.03.09	YangYin	First Edition	

Sic	GNWAY		
Project:	RK3326_TABLET_REF		
File:	03.Revision History		
Date:	Monday, March 16, 2020	Rev:	<v1.0></v1.0>
Designed by:	Yangyin	Sheet:	3 of 21

# Block Diagram



	SIGNWAY							
Project: RK3326		RK3326_TABLET_REF						
	File:	04.Block Diagram						
	Date:	Monday, March 16, 2020	Rev:	<v1.0></v1.0>				
	Designed by:	Yangyin	Sheet:	4 of 21				


# I2C MAP

Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	I2CO_SCL/GPIOO_BO_u I2CO_SDA/GPIOO_B1_u	PMUIO2	I2C0_SCL I2C0_SDA	VCC3V0_PMU	Rockchip RK817	0x20	PMIC	100kHz,400kHz,1MHz
T 0 0 1	12C1 SCL/GPTO0 C2 11		I2C1 SCL	VCC3V3	GT9886	0xba	TP of MIPI Panel	100kHz,400kHz
I2C1	I2C1_SCL/GPI00_C2_u I2C1_SDA/GPI00_C3_u	PMUIO2	I2C1_SCL I2C1_SDA	VCC3V3	LSM6DSL	0xd4	Accelerometer+Gyroscope	100kHz,400kHz
T202	I2C2 SCL/GPIO2 B7 u	VCCIO3	I2C2 SCL	UCC1UO DUD	Not Used			
I2C2	12c2_SDA/GP102_c0_u	VCC103	i2C2_SDA	VCC1V8_DVP	Not Used			


SIGNWAY					
Project:	Project: RK3326_TABLET_REF				
File: 05.I2C MAP					
Date:	Monday, March 16, 2020	Rev:	<v1.0></v1.0>		
Designed by:	Yangyin	Sheet:	5 of 21		

## RK817-1 Power Diagram and Sequence


Note:Power parameter shows the Peak value of system consumption.lst is normal work and 2nd is sleep mode. 功耗参数体现的是系统峰值功率,数据中的前者是工作状态峰值数据,后者是休眠状态峰值数据:





RK817-1 Power-on Sequence						
PowerName	PMIC Channel	Time Slot (step 2mS)	Default voltage	Supply Limit	Default ON/OFF	Slee ON/O
VDD_LOG	BUCK1	Slot:1	1.10	2.5A	ON	OF:
VDD ARM	BUCK2	Slot:1	1.1V	2.5A	ON	ON
VCC_DDR	BUCK3	Slot:3	FB=0.8V	1.5A	ON	ON
VCC 3V3	BUCK4	Slot:4	3.0V	1.5A	ON	ON
/ -	LD01	Slot:1	1.0V	500mA	ON	ON
VCC 1V8	LDO2	Slot:2	1.8V	500mA	ON	ON
VDD 1V0	LD03	Slot:1	1.0V	500mA	ON	ON
VCC3V0 PMU	LD04	Slot:4	3.0V	100mA	ON	ON
/	LD05	Slot:4	3.0V	500mA	ON	
/	LD06	Slot:4	3.0V	500mA	ON	
VCC2V8 DVP	LDO7	N/A	2.8V	500mA	OFF	OF
VCC1V8 DVP	LD08	N/A	1.8V	500mA	OFF	OF:
VDD1V8 EXT	LDO9	N/A	1.5V	500mA	OFF	OF
RESET	RESETB	Slot:10	OD			





51	GNWAY		
Project:	RK3326_TABLET_REF		
File:	06.Power Diagram and S	equence	
Date:	Monday, March 16, 2020	Rev:	<v1.0></v1.0>
Designed by:	Yangyin	Sheet:	6 of 2



















placed close to the power pins of RK3326. 所有电源去耦电容必须靠近RK3326电源管脚放置。

```
MIPI design rules:
1.Max intra-pair skew < 4ps;
2.Max length skew between clk and data < 7ps;
3.Max trace length < 7.2inchs;
4.Max allowed via < 4;
5. Trace impedance 100ohm+/-10%;
6. The distance between other signals
  follows the 3W rule;
MIPI信号设计规则:
1.差分对对内偏移小于4ps;
2.Clk与Data的差分对组间偏移小于7ps;
3. 差分对线长小于7.2英寸;
4. 差分对换层过孔数量少于4个;
5. 差分对阻抗控制在100ohm+/-10%;
6. 差分对与其他信号的间距遵循3W原则;
```


placed close to the power pins of RK3326. 所有电源去耦电容必须靠近RK3326电源管脚放置。


Project: RK3326_TABLET_REF File: 13 RK3326 DVP Interface					
Project:					
File:	13.RK3326 DVP Interface				
Date:	Monday, March 16, 2020	Rev:	<v1.0></v1.0>		
Designed by:	Yangyin	Sheet:	13 of 21		





Designed by:





Designed by:

Monday, March 16, 2020

Yangyin

Sheet:

Rev:

<V1.0> 17 of 21

