

Content Index

Page01---Index
Page02---Msc
Page03---Revision History
Page04---Block Diagram
Page05---I2C MAP
Page06---Power Diagram and Sequence
Page07---RK3326 Power
Page08---RK3326 OSC/PMUIO1/PMUIO2
Page09---RK3326 DDR Controller
Page10---RK3326 FLASH Controller
Page11---RK3326 USB Controller
Page12---RK3326 SARADC
Page13---RK3326 DVP Interface
Page14---RK3326 Display Interface
Page15---RK3326 UART/SDIO/I2S/SDMMC
Page16---Power-PMIC RK817-1
Page17---USB Port&Power in
Page18---RAM-LPDDR3(178P) 1x32bit
Page19---Flash-eMMC Flash
Page20---LCM-MIPI Panel
Page21---SDIO WIFI/BT-1T1R

Note

NOTE 1:
Component parameter description
1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted
3. If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted

NOTE 2:
Please use our recommended components to avoid too many changes.For more informations about the second source,please refer to our AVL.

Bill of Materials

Header:
Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:
{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}


- Note
- Option
- Description
- Remind

SIGNWAY				
Project:	RK3326_TABLET_REF			
File:	01.Index			
Date:	Monday, March 16, 2020	Rev:	<V1.0>	
Designed by:	Yangyin	Sheet:	1 of 21	

这个页面可以由PCB LAYOUT工程师修改	
散热片	
定位标记	<div>T1 MARK MARK MARK MARK MARK MARK T2 MARK MARK MARK MARK MARK MARK T3 MARK MARK MARK MARK MARK MARK T4 MARK MARK MARK MARK MARK MARK T5 MARK MARK MARK MARK MARK MARK T6 MARK MARK MARK MARK MARK MARK</div>
序列号粘贴框	<div>PCBA SN <div>H1 30X10</div> SN&MAC <div>H2 10X10</div></div>
板上字符	<div>板卡编号 ZK3326-SB-V1 <div>ZK3326-SB-V1</div> 工程版本 A20xxx <div>A20xxx</div> 中科编号 SB_MB_PCBA_V10 <div>SB_MB_PCBA_V10</div></div> <div>SMT DIP ROHS <div>H11 Signway</div> <div>H3 Pb-Free</div> <div>H4 防静电</div></div>
定位孔	<div><div>H8 HOLE</div><div>H9 HOLE</div><div>H10 HOLE</div><div>M2_2X4_5</div><div>M2_2X4_5</div><div>M2_2X4_5</div></div>


Revision History

Version	Date	Author	Change Note	Approved
V1.0	2020.03.09	YangYin	First Edition	



Project:	RK3326_TABLET_REF		
File:	03.Revision History		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	3 of 21

Block Diagram




Project:	RK3326_TABLET_REF		
File:	04.Block Diagram		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	4 of 21

I2C MAP


Port	Pin name	Domain	Bus name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Note	Slave Bus Capability
I2C0	I2C0_SCL/GPIO0_B0_u I2C0_SDA/GPIO0_B1_u	PMUIO2	I2C0_SCL I2C0_SDA	VCC3V0_PMU	Rockchip RK817	0x20	PMIC	100kHz, 400kHz, 1MHz
I2C1	I2C1_SCL/GPIO0_C2_u I2C1_SDA/GPIO0_C3_u	PMUIO2	I2C1_SCL I2C1_SDA	VCC3V3	GT9886	0xba	TP of MIPI Panel	100kHz, 400kHz
					LSM6DSL	0xd4	Accelerometer+Gyroscope	100kHz, 400kHz
I2C2	I2C2_SCL/GPIO2_B7_u I2C2_SDA/GPIO2_C0_u	VCCIO3	I2C2_SCL I2C2_SDA	VCC1V8_DVP	Not Used			
					Not Used			

RK817-1 Power Diagram and Sequence




Note:Power parameter shows the Peak value of system consumption.1st is normal work and 2nd is sleep mode.
功耗参数体现的是系统峰值功率，数据中的前者是工作状态峰值数据，后者是休眠状态峰值数据；



RK817-1 Power-on Sequence						
PowerName	PMIC Channel	Time Slot (step 2mS)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF
VDD LOG	BUCK1	Slot:1	1.1V	2.5A	ON	OFF
VDD ARM	BUCK2	Slot:1	1.1V	2.5A	ON	ON
VCC DDR	BUCK3	Slot:3	FB=0.8V	1.5A	ON	ON
VCC 3V3	BUCK4	Slot:4	3.0V	1.5A	ON	ON
/	LDO1	Slot:1	1.0V	500mA	ON	ON
VCC 1V8	LDO2	Slot:2	1.8V	500mA	ON	ON
VDD 1V0	LDO3	Slot:1	1.0V	500mA	ON	ON
VCC3V0 PMU	LDO4	Slot:4	3.0V	100mA	ON	ON
/	LDO5	Slot:4	3.0V	500mA	ON	
/	LDO6	Slot:4	3.0V	500mA	ON	
VCC2V8 DVP	LDO7	N/A	2.8V	300mA	OFF	OFF
VCC1V8 DVP	LDO8	N/A	1.8V	500mA	OFF	OFF
VDD1V8 EXT	LDO9	N/A	1.5V	500mA	OFF	OFF
RESET	RESETB	Slot:10	OD			




RK3326 Part-N



Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

RK3326 Part-C



Project:	RK3326_TABLET_REF		
File:	07.RK3326 Power		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	7 of 21

DDR3/DDR4 PIN MUX

DDR3	DDR4
DDR3_A0	DDR4_A10
DDR3_A1	DDR4_A9
DDR3_A2	DDR4_A4
DDR3_A3	DDR4_A6
DDR3_A4	DDR4_A5
DDR3_A5	DDR4_A8
DDR3_A6	DDR4_A7
DDR3_A7	DDR4_A11
DDR3_A8	DDR4_A13
DDR3_A9	DDR4_A0
DDR3_A10	DDR4_CS0n
DDR3_A11	DDR4_A3
DDR3_A12	DDR4_BA1
DDR3_A13	DDR4_A2
DDR3_A14	DDR4_A1
DDR3_A15	DDR4_ODT0
DDR3_BA0	DDR4_BG0
DDR3_BA1	DDR4_CASn/DDR4_A15
DDR3_BA2	DDR4_BA0
DDR3_CS0n	DDR4_ACTn
DDR3_CS1n	DDR4_CS1n
DDR3_CLKP	DDR4_CLKP
DDR3_CLKN	DDR4_CLKN
DDR3_ODT0	DDR4_WEn/DDR4_A14
DDR3_ODT1	DDR4_ODT1
DDR3_RST	DDR4_RST
DDR3_CASn	DDR4_A12
DDR3_RASn	DDR4_CKE
DDR3_CKE	DDR4_RASn/DDR4_A16
DDR3_WEn	DDR4_BG1

Power Filter

Note: All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

VCC_DDR

C22 10uF/10V C0603

C23 0.1uF/16V C0402

C24 0.1uF/16V C0402


C25 0.1uF/16V C0402

C26 0.1uF/16V C0402


C27 0.1uF/16V C0402 DNP

C28 0.1uF/16V C0402 DNP


SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	09.RK3326 DDR Controller		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	9 of 21




Note: All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

			
Project:	RK3326_TABLET_REF		
File:	09.RK3326 DDR Controller		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	9 of 21

RK3326 Part-L



Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。




WiFi reset key

SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	10.RK3326 FLASH Controller		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	10 of 21


RK3326 Part-E

U1E
RK3326



- USB2.0 design rules:
- 1.Max intra-pair skew < 4ps;
 - 2.Max trace length < 6inchs;
 - 3.Max allowed via < 6;
 - 4.Trace impedance 90ohm+/-10%;
 - 5.The distance between other signals follows the 3W rule;
- USB2.0信号设计规则:
- 1.差分对对内偏移小于4ps;
 - 2.差分对线长小于6英寸;
 - 3.差分对换层过孔数量少于6个;
 - 4.差分对阻抗控制在90ohm+/-10%;
 - 5.差分对与其他信号的间距遵循3W原则;

Place surge protection resister
closed to SOC
浪涌保护电阻靠近soc放置;




Note:All the Power filter capacitors should be
placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	11.RK3326 USB Controller		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	11 of 21


RK3326 Part-F

Note:
Reserve ADC IN2 for firmware update.If ADC2_KEY_IN=0V at power-on reset,then system will enter into Recovery/Loader mode.
预留ADC_IN2用于固件升级, 上电复位情况下如果ADC2_KEY_IN为低电平, 系统会进入Recovery/Loader模式。




SARADC design rules:
1.The distance between other signals follows the 3W rule;
SARADC信号设计规则:
1.差分对与其他信号的间距遵循3W原则;


Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。




Mic&Light Sensor Interface




Recovery按键



Thermistor




Light Sensor



SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	12.RK3326 SARADC		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	12 of 21


RK3326 Part-D



Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

- MIPI design rules:
- 1.Max intra-pair skew < 4ps;
 - 2.Max length skew between clk and data < 7ps;
 - 3.Max trace length < 7.2inchs;
 - 4.Max allowed via < 4;
 - 5.Trace impedance 100ohm+/-10%;
 - 6.The distance between other signals follows the 3W rule;
- MIPI信号设计规则:
- 1.差分对对内偏移小于4ps;
 - 2.Clk与Data的差分对组间偏移小于7ps;
 - 3.差分对线长小于7.2英寸;
 - 4.差分对换层过孔数量少于4个;
 - 5.差分对阻抗控制在100ohm+/-10%;
 - 6.差分对与其他信号的间距遵循3w原则;

RK3326 Part-B




Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。



SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	13.RK3326 DVP Interface		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	13 of 21

RK3326 Part-M


U1M
RK3326



LVDS/MIPI design rules:
1.Max intra-pair skew < 4ps;
2.Max length skew between clk and data < 7ps;
3.Max trace length < 7.2inchs;
4.Max allowed via < 4;
5.Trace impedance 100ohm+/-10%;
6.The distance between other signals follows the 3W rule;
MIPI信号设计规则:
1.差分对对内偏移小于4ps;
2.Clk与Data的差分对组间偏移小于7ps;
3.差分对线长小于7.2英寸;
4.差分对换层过孔数量少于4个;
5.差分对阻抗控制在100ohm+/-10%;
6.差分对与其他信号的间距遵循3w原则;




Gyroscope+G-sensor




Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	14.RK3326 Display Interface		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	14 of 21

RK3326 Part-K




RK3326 Part-G




Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。

RK3326 Part-H




Note:All the Power filter capacitors should be placed close to the power pins of RK3326.
所有电源去耦电容必须靠近RK3326电源管脚放置。



SIGNWAY

Project:	RK3326_TABLET_REF		
File:	15.RK3326 UART/SDIO/I2S/SDMMC		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	15 of 21




USB Port



SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	17.USB Port&Power in		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	17 of 21

LPDDR3 1x32bit

Note:The simulation frequency of the template is 800MHz.
Remind: Refer to the latest AVL for parts selection.



Note:All the Power filter capacitors should be placed close to the power pins of LPDDR3.
所有电源去耦电容必须靠近LPDDR3颗粒电源管脚放置。


Note:
 $V_{ih}=V_{CC}$
 $V_{il}=V_{CC} \cdot R_{on} / (R_{on} + R_{odt})$
 $V_{REFDQ_DDR} = (V_{ih} + V_{il}) / 2$
eg: $V_{CC}=1.2V$, $R_{on}=34\Omega$, $R_{odt}=240\Omega$
so, $V_{ih}=1.2V$, $V_{il}=0.149V$, $V_{REFDQ_DDR}=0.674V$

SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	18.RAM-LPDDR3(178P) 1x32bit		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	18 of 21

eMMC Flash

Remind: Refer to the latest AVL for parts selection.

- [10] FLASH_RDY/EMMC_CLK
- [10] FLASH_ALE/EMMC_RST
- [10] FLASH_DQS/EMMC_CMD




Note: All the Power filter capacitors should be placed close to the power pins of eMMC Flash
所有电源去耦电容必须靠近eMMC Flash电源管脚放置。

Note:
Reserve TestPoint for firmware update.
If FLASH_D0=0V at power-on reset,
then system will enter into Maskrom mode.
预留用于固件升级的测试点，上电复位情况下如果
FLASH_D0为低电平，系统会进入Maskrom模式。

FLASH_D0


TP12

TP13




SIGNWAY			
Project:	RK3326_TABLET_REF		
File:	19.Flash-eMMC Flash		
Date:	Monday, March 16, 2020	Rev:	<V1.0>
Designed by:	Yangyin	Sheet:	19 of 21

MIPI Panel



WIFI/BT Module

Note:VBAT voltage range is 3.0V-4.8V,
and peak-current is at least 400mA.



Note:
Yes: option circuit be mounted
No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3	OPTION4	OPTION5
	a	b/g/n	ac	5GHz								
AW-CM256SM	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes	No
AP6212	No	Yes	No	No	Yes	26MHz	1.71-3.6V	Yes	Yes	No	Yes	No
AP6255	Yes	Yes	Yes	Yes	Yes	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	Yes	No
RTL8723BS	No	Yes	No	No	Yes	Module Integrated	1.62-3.6V	No	No	No	Yes	No
RTL8723DS	No	Yes	No	No	Yes	Module Integrated	1.62-3.6V	No	No	No	No	Yes
RTL8189ETV Module	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No	No