## **Essential VHDL for ASICs**

A brief introduction to design with VHDL for ASIC design.

Roger Traylor

9/7/01

Version 0.1

All rights reserved. No part of this publication may be reproduced, without the prior written permission of the author.

Copyright © 2001, Roger Traylor

# Revision Record rev 0.1 : Initial rough entry of material. 9/7/01 RLT

## **HDL Design**


Traditionally, digital design was done with schematic entry.

In today's very competitive business environment, building costeffective products in an quick fashion is best done with a top down methodology utilizing hardware description languages and synthesis.

```
shift_register:
PROCESS (clk_50, reset_n, data_ena, serial_data, parallel_data)
BEGIN

IF (reset_n = '0') THEN
    parallel_data <= "000000000";
ELSIF (clk_50'EVENT AND clk_50 = '1') THEN

IF (data_ena = '1') THEN
    parallel_data(7) <= serial_data; --input gets input data
    FOR i IN 0 TO 6 LOOP
    parallel_data(i) <= parallel_data(i+1); --all other bits shift down
    END LOOP;
ELSE
    parallel_data <= parallel_data;
END IF;
END IF;
END PROCESS shift_register;</pre>
```



## **HDLs - Motivation**

### **Increased productivity**

shorter development cycles, more features, but....... still shorter time-to-market, 10-20K gates/day/engineer

#### Flexible modeling capabilities.

can represent designs of gates or systems description can be very abstract or very structural top-down, bottom-up, complexity hiding (abstraction)

## Design reuse is enabled.

packages, libraries, support reusable, portable code

## Design changes are fast and easily done

convert a 8-bit register to 64-bits...... four key strokes, and its done! exploration of alternative architectures can be done quickly

#### Use of various design methodologies.

top-down, bottom-up, complexity hiding (abstraction)

## Technology and vendor independence.

same code can be targeted to CMOS, ECL, GaAs same code for: TI, NEC, LSI, TMSC....no changes!

# Enables use of logic synthesis which allows a investigation of the area and timing space.

ripple adder or CLA?, How many stages of look ahead?

## HDLs can leverage software design environment tools.

source code control, make files

# Using a standard language promotes clear communication of ideas and designs.

schematic standards?... what's that... a tower of Babel.

## HDLs - What are they? How do we use them?

A Hardware Description Language (HDL) is a programming language used to model the intended operation of a piece of hardware.

#### An HDL can facilitate:

abstract behavioral modeling
-no structural or design aspect involved
hardware structure modeling
-a hardware structure is explicitly implied

In this class we will use an HDL to describe the structure of a hardware design.

When we use an HDL, we will do so at what is called the *Register Transfer Language Level (RTL)*. At this level we are implying certain hardware structures when we understand apriori.

When programming at the RTL level, we are not describing an algorithm which some hardware will execute, we are describing a hardware structure.

Without knowing beforehand what the structure is we want to build, use of an HDL will probably produce a steaming pile (think manure) of gates which may or may not function as desired.

You must know what you want to build <u>before</u> you describe it in an HDL.

Knowing an HDL does not relieve you of thoroughly understanding digital design. An HDL will not design for you.

## **HDL's-VHDL or Verilog**

#### We will use VHDL as our HDL.

#### **VHDL**

more capable in modeling abstract behavior more difficult to learn strongly typed 85% of FPGA designs done in VHDL

#### **Verilog**

easier and simpler to learn weakly typed 85% of ASIC designs done with Verilog (1993)

# The choice of which to use is not based solely on technical capability, but on:

personal preferences EDA tool availability commercial business and marketing issues

#### We use VHDL because

strong typing keeps students from getting into trouble if you know VHDL, Verilog can be picked up in few weeks If you know Verilog, learning VHDL can take several months

The Bottom line...Either language is viable.

## **VHDL** - Origins

Roots of VHDL are in the Very High Speed Integrated Circuit (VHSIC) Program launched in 1980 by the US Department of Defense (DOD).

The VHSIC program was an initiative by the DOD to extend integration levels and performance capabilities for military integrated circuits to meet or exceed those available in commercial ICs.

The project was successful in that very large, high-speed circuits were able to be fabricated successfully. However, it became clear that there was a need for a standard programming language to describe and document the function and structure of these very complex digital circuits.

Therefore, under the VHSIC program, the DOD launched another program to create a standard hardware description language. The result was the VHSIC hardware description language or VHDL.

The rest is history...

In 1983, IBM, TI and Intermetrics were awarded the contract to develop VHDL.

In 1985, VHDL V7.2 released to government.

In 1987, VHDL became IEEE Standard 1076-1987.

In 1993, VHDL restandardized to clarify and enhance the language resulting in VHDL Standard 1076-1993.

In 1993, development began on the analog extension to VHDL, (VHDL-AMS).

Extends VHDL to non-digital devices and micro electromechanical components. This includes synthesis of analog circuits.

## **Some Facts of Life (For ASIC designers)**

The majority of costs are determined by decisions made early in the design process.

"Hurry up and make all the mistakes. Get them out of the way!"

"Typical" ASIC project: concept to first silicon about 9 months.

95% of designs work as the specification states.

60% of designs fail when integrated into the system.

The design was not the right one, but it "works".

Technology is changing so fast, the only competitive advantage is to learn faster than your competitors.

To design more "stuff" faster, your level of design abstraction must increase.

Using HDLs will help to make digital designers successful. (and employed!)

## **VHDL Modeling**

A VHDL models consist of an *Entity Declaration* and a *Architecture Body*.


The entity defines the <u>interface</u>, the architecture defines the function.

The entity declaration names the entity and defines the interface to its environment.

## **Entity Declaration Format:**

```
ENTITY entity_name IS
    [GENERIC (generic_list);]
    [PORT (port_list);]
END ENTITY [entity_name];
```

# There is a direct correspondence between a ENTITY and a block diagram symbol. For example:



9

## **Port Statement**

The entity's *port* statement identifies the ports used by the entity to communicate with its environment

#### **Port Statement Format:**

```
PORT(
    name_list : mode type;
    name_list : mode type;
    name_list : mode type;
    name_list : mode type;
```

#### This is legal but poor form:

```
ENTITY nand_gate IS
   PORT(a,d,e,f : in std_logic;
      b,j,q,l,y,v : in std_logic;
      w,k : in std_logic;
      z : out: std_logic);
END nand_gate;
```

#### This is much less error prone:

Use one line per signal. This allows adequate comments. Capitalize reserved names.

```
ENTITY nand_gate IS
  PORT(
    a : IN STD_LOGIC; --a input
    b : IN STD_LOGIC; --b input
    c : IN STD_LOGIC; --c input
    z : OUT STD_LOGIC); --nand output
END ENTITY nand_gate;
```

## **Port Mode:**

Identifies the direction of data flow through the port.

The PORT statement is optional. At the top level, none is needed.

All ports must have an identified mode.


#### **Allowable Modes:**

• IN Flow is into the entity

• OUT Flow is out of the entity

• INOUT Flow may be either in or out

• BUFFER An OUTPUT that can be read from



## **Architecture Body**

The architecture body describes the operation of the component.

#### **Format:**


ARCHITECTURE body\_name OF entity\_name IS

- --this is the ->declarative area<-
- --declare signals, variables, components,
- --subprograms

#### BEGIN

- --this is the ->statement area<-
- --in here go statements that describe
- --organization or functional operation of
- -- the component
- --this is the "execution part" of the model END [body\_name]

The entity\_name in the architecture statement must be the same as the entity declaration that describes the interface to the outside world.



The "hady name" is a user defined name that should unique

The "body\_name" is a user-defined name that should uniquely describe the particular architecture model.

ARCHITECTURE beh OF nand\_gate IS

ARCHITECTURE struct OF nand\_gate IS

Note: multiple architectures are allowed.

## **Commenting Code**

A double hyphen (--) indicates everything from that point on in that line is to be treated as a comment.

```
ARCHITECTURE example OF xor_gate IS

--The following is a silly example of how
--to write comments in VHDL.

BEGIN

--comment from the beginning of a line
a <= b XOR c; --or...comment from here on
--
--each line must have its own
--comment marker unlike "C"
--

END [body_name]
--
--
--this is the end and there ain't no more!
```

Comments can be put anywhere except in the middle of a line of code.

**Important Note:** The tool used to prepare this document sometimes changes the first of a pair of quotes. In VHDL, only the quote marks that lean to the right or don't lean at all are used. For example, '1' should only have single quotes that lean to the right like the second one does. The quote mark we use is on the same key as the double quote.

## **Entity and Architecture for a NAND gate Model**

```
-- the following is a behavioral description of
--a three input NAND gate.
ENTITY nand3 IS
PORT (
      a : IN
                std_logic;
      b : IN
                std_logic;
      c : IN
                std logic;
         : OUT
                std logic);
      \mathbf{Z}
END ENTITY nand3;
ARCHITECTURE beh OF nand3 IS
 BEGIN
    z \ll 1' WHEN a='0' AND b='0' ELSE
         11'
              WHEN a='0' AND b='1' ELSE
              WHEN a='1' AND b='0' ELSE
         ١1 ′
              WHEN a='1' AND b='1' ELSE
         `0'
         'X';
END ARCHITECTURE beh;
```

You can create VHDL source code in any directory.

VHDL source code file may be anything.....but, Use the name of the design entity with the extension ".vhd"

The above example would be in the file: nand3.vhd

Question: Why the 'X' in the above code?

## **Signal Assignment**

The assignment operator (<=) is used to assign a waveform value to a *signal*.

#### **Format:**

```
target_object <= waveform;</pre>
```

## **Examples:**

```
my_signal <= '0'; --ties my_signal to "ground"
his_signal <= my_signal; --connects two wires
--vector signal assignment
data_bus <= "0010"; -- note double quote
bigger_bus <= X"a5"; -- hexadecimal numbers</pre>
```

## **Declaring Objects**

#### **Declaration Format:**

```
OBJECT CLASS identifier: TYPE [:= init val];
```

#### **Examples:**

```
CONSTANT delay : TIME:= 10ns;
         size :
                   REAL:=5.25;
CONSTANT
VARIABLE
         sum
                   REAL;
VARIABLE voltage : INTEGER:=0;
```

: BIT; clock SIGNAL

spam : std logic:='X'; SIGNAL

Objects in the port statement are classified as signals by default.

Objects may be initialized at declaration time.

If an object is not initialized, it assumes the left-most or minimum value for the type

## **Naming Objects**

#### Valid characters:

- alpha characters (a-z)
- numeric characters (0-9)
- underscore (\_)

Names must consist of any number of alpha, numeric, or underline characters.

Underscore must be proceeded and followed by alpha or numeric characters.

The underscore can be used to separate adjacent digits in bit strings:

```
CONSTANT big_0 : STD_LOGIC_VECTOR(15 DOWNTO 0) :=
B"0000_0000_0000";
```

Names are not case sensitive. (be consistent!, use lowercase!)

## **Coding hints:**

Use good names that are meaningful to others. If your code is good, somebody else will want to read it.

Name signals by their function. For example, if you have a multiplexor select line that selects addresses, give it a name like "address\_select" instead of "sel\_32a".

Name blocks by their function. If a block generates control signals for a DRAM controller, call the block "dram\_ctl" not something obscure like "block\_d".

## A Simple Example to Recap

```
--and-or-invert gate model
--Jane Engineer
--3/13/01
--version 0.5
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY aoi4 IS
PORT (
    a : IN std_logic;
    b : IN
               std_logic;
    c : IN
               std_logic;
    d: IN
               std_logic;
     z : OUT
               std_logic);
END ENTITY aoi4;
ARCHITECTURE data_flow OF aoi4 IS
  SIGNAL temp1, temp2 : std_logic;
  BEGIN
    temp1 <= a AND b;
    temp2 <= c AND d;
         <= temp1 NOR temp2;
    Z
END ARCHITECTURE data_flow;
```

## **Simulating VHDL code**

#### The Simulator

The simulator we will be using is the Model Technologies' *ModelSim*. It will be referred to as *vsim*. Vsim is a full featured VHDL and/or Verilog simulator with best-in-class VHDL simulation. It is also very easy to learn and use.

#### VHDL Libraries

Before a VHDL design can be simulated, it must be compiled into a machine executable form. The compiled image is placed into a library where the simulator expects to find the executable image. Therefore we must first create a special directory called "work".

## The Library work

The library named work has special attributes within vsim; it is predefined in the compiler. It is also the library name used by the compiler as the default destination of compiled design units. In other words the work library is the working library.

## Creating work

At the desired location in your directory tree, type:

vlib work

You will see a directory work created. You cannot create work with the UNIX *mkdir* command.

## **Simulating VHDL Code (cont.)**

## Compile the code

Suppose our example code is in a file called *aoi4.vhd*. At the level at which you can see the directory *work* with an *ls* command, simply type:

vcom -93 aoi4.vhd

#### Then you will see:

```
brilthor.ECE.ORST.EDU:vcom -93 src/aoi4.vhd
Model Technology ModelSim SE/EE vcom 5.4c Compiler 2000.08 Jul 29 2000
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity aoi4
-- Compiling architecture data_flow of aoi4
brilthor.ECE.ORST.EDU:
```


If you look in the work directory, you will see a subdirectory in work with the entity name *aoi4*. In there are the files necessary to simulate the design.

With a clean compilation, we are ready to simulate.

## **Simulating VHDL Code (cont.)**

### Simulate the design

Invoke the simulator by typing *vsim* at the UNIX prompt. You will see the *Load Design* window open over the main *vsim* window.



## **Simulating VHDL code (cont.)**

The *Design Unit* is the name of the entity you want to load into the simulator. In this example, there are many other entities in the work directory, each corresponding to a different entity/architecture pair.

To load the design, click on *aoi4* and then *Load*. Note that *aoi4* this is not the file name, but the entity name.

The design will then load. To run a simulation, first type view \* in the ModelSim window. This will open all the windows available for the simulation. You will probably want to close all but the wave, signals, source and structure windows.

To observe the signals, in the *Signals* window select:

## **View > Wave > Signals in Region**

All the signals in the design are then visible in the Wave window.

To provide stimulation to our model we can just force the input signals and run for a short time. To do this, in the ModelSim window we can type:


```
force a 0 force b 0 force c 0 force d 0 run 100 force a 1 force b 1 run 100
```

According to our model we should see the z output assert to a zero when either a and b or c and d both become true. We can see the correct behavior in the wave window

HW: make 2-3 complex algebraic equations and implement them in VHDL. Students simulate and check them. Synthesize them and recheck with VHDL simulator. Print out gate level schematics.

## **Simulating VHDL Code**

The output from the wave window looks like this:



We will make heavy usage of the *vsim* simulator. You are encouraged to explore and discover the different options and way to operate the simulator.

For example, the force commands may be applied from a "do file". This is a text file containing all the force and run commands. Try to use a force file to exhaustively test the aoi4 design.

The documentation for the Model Technology tools may be found at: <a href="http://www.ece.orst.edu/comp/doc/tools/mti/mti\_documentation.html">http://www.ece.orst.edu/comp/doc/tools/mti/mti\_documentation.html</a>