Accelerator for Event-based Failure Prediction

Acceleration of an Extended Forward Algorithm for Failure Prediction on FPGA

Master's Thesis submitted to the
Faculty of Informatics of the *Università della Svizzera Italiana*in partial fulfillment of the requirements for the degree of
Master of Science in Informatics
Embedded Systems Design

presented by Simon Maurer

under the supervision of Prof. Miroslaw Malek

Janaury 2014

I certify that except where due acknowledgement has been given, the work presented in this thesis is that of the author alone; the work has not been submitted previously, in whole or in part, to qualify for any other academic award; and the content of the thesis is the result of work which has been carried out since the official commencement date of the approved research program.

Simon Maurer Lugano, 29. Janaury 2014

Abstract

Acknowledgements

Contents

Co	nten	ts		vii
Li	st of l	Figures		ix
Lis	st of '	Fables		xi
1	Intr	oductio	on .	1
	1.1	Proble	em Statement	. 1
	1.2	Motiva	ation	. 1
	1.3	Contri	butions	. 2
	1.4	Docum	nent Structure	. 2
2	Stat	e of the	e Art	3
	2.1	Failure	e Prediction	. 3
	2.2	Accele	erator	. 3
3	Eve	nt-base	d Failure Prediction	5
	3.1	Data P	Processing	. 5
	3.2	Model	Training	. 5
	3.3	Seque	nce Processing	. 6
	3.4		fication	
4	Acce	eleratio	on	9
	4.1	Theore	etical Analysis	. 9
		4.1.1	Serial Implementation	. 9
		4.1.2	Available Parallelism	. 12
		4.1.3	Scaling and Data Representation	. 12
		4.1.4	Computation of Extension	. 13
	4.2	Choice	e of Accelerator Type	. 14
		4.2.1	CPU	. 14
		4.2.2	GPU	. 14
		4.2.3	FPGA	. 14
		4.2.4	ASIC	. 15
		4.2.5	Conclusion	. 15
	4.3	Design	n and Implementation	. 16
		4.3.1	Precision	. 16
		4.3.2	Data Storage Management	. 17

viii Contents

Bi	bliog	raphy		31
Α	Son	ne mate	erial	29
	7.2	Future	e Work	. 27
	7.1	Achiev	vements	. 27
7	Con	clusion	1	27
	6.2	Accura	acy	. 25
			up	
6	Res			25
		5.2.2	Metrics	. 23
		5.2.1	Log Standard	. 23
	5.2	Relatio	on to Proposed Algorithm	. 23
5		•	d Verification	. 23
			Balancing Pipeline Stages	
			Serial Controller	
			Initialization	
		4.3.3	Top View	
		422	Ton View	17

Figures

4.1	Top View of the Architecture	18
4.2	Initialisation step with one MACC	19
	k-th step with one MACC unit	
4.4	Example of input shift register with N=2	20
4.5	k-th step with $N + 1$ MACC units and integrated computation of P (which is only	
	needed at the last step)	2
4.6	Controller of serial implementation	2

x Figures

Tables

11	Compuel aiomala					22
4.1	Control signals	 	 	 	 	 22

xii Tables

Chapter 1

Introduction

In today's live it becomes increasingly important, that computer systems are dependable. The reason being, that computer systems are used more and more in areas where the failure of such a system can lead to catastrophic events. Banking, public transportation and medical engineering are only a few examples of areas employing large and extremely complex systems. The increasing complexity of computer systems has a direct impact on their maintainability and testability. It is simply impossible to guarantee that a piece of software comes without any faults. On top of that, the same problematic arises with the hardware components which also may contain faulty parts but also get increasingly prone to failures due to decay of material.

In the event of a system failure it is of course desirable to fix the system as soon as possible in order to minimize the downtime of the system (maximize the availability). This can be accomplished by using different types of recovery techniques, e.g. Check-pointing (create checkpoints to roll back/forward), system replication (switch to a redundant system), fail over (reboot). All these techniques require a certain amount of time to complete the recovery process, time that is very expensive. In order to minimize this time, techniques have been developed to anticipate upcoming failures. Such a technique is described in [20].

The work presents a new algorithm to predict failures and compares the results with other techniques. The accuracy of the presented algorithm to predict failures proves to be better compared to the other techniques, has however the drawback of increased complexity and hence increased computation time. It is very important to keep the computation overhead very low in order to maximize the time between the prediction of a failure and the actual event of the failure. One way to decrease the computation time is to design a hardware accelerator for the prediction algorithm. The design of such an accelerator is outlined in this document.

1.1 Problem Statement

1.2 Motivation

The email of Felix left some doubts to whether the acceleration of the algorithm is useful. The following list will give some arguments to justify the work.

Too many parameters to be identified, estimated and set

Considering an embedded system, this is usually not a problem because the parameters

2 1.3 Contributions

are defined during the design phase and will never be changed afterwards.

Limited performance scalability

There are studies available claiming otherwise. The discussion of Neumanns work will provide some arguments against this statement.

Industry trends point towards cloud

In embedded systems it will still be beneficial to predict failures of single nodes. It is however important to keep the power and computational footprint low. This will be one of the major challenges. On the other hand, I think it would also be possible to also use this algorithm to monitor a distributed system and predict failures. It is only a matter of getting defining the events to feed to the algorithm.

1.3 Contributions

1.4 Document Structure

Chapter 2

State of the Art

This section provides an overview of the state of the art in the different fields of research that are relevant for the thesis. This includes failure prediction methods, existing solutions to accelerate failure prediction algorithms and acceleration techniques in general.

2.1 Failure Prediction

A very detailed overview of failure prediction methods is given in [21]. The survey discusses i.a. the techniques used as comparison in the main reference [13, 12, 23, 6] as well as the technique described in the main reference [20].

More recent work uses hardware counters of a general purpose CPU and combines them with software instrumentation to analyze failures of single processes (e.g grep, flex, sed) [27]. As industry heads more and more towards cloud computing, it has been proposed to use information of interaction between nodes (instead of analyzing single nodes) in order to analyze and predict failures of a distributed system [22, 17].

2.2 Accelerator

The main goal of this master thesis is to accelerate an adaptation of the forward algorithm. Proposals for a GPU based accelerator for the classic forward algorithm are described in [16, 14]. Further, several proposals to accelerate the Viterbi algorithm (which is closely related to the forward algorithm) have been published: [2] presents an architecture for a lightweight Viterbi accelerator designed for an embedded processor datapath, [7, 15, 18] describe a FPGA based accelerator for protein sequence HHM search and [24] describes i.a. an approach to accelerate the Viterbi algorithm from the HMMER library using GPUs.

Focusing on a more general approach for acceleration, [9] proposes an FPGA implementation of a parallel floating point accumulation and [26] describes the implementation of a vector processor on FPGA.

Quite some research has been done on the question what type of technology should be used to accelerate certain algorithms: [4] presents a performance study of different applications accelerated on a multicore CPU, on a GPU and on a FPGA, [8] discusses the suitability of FPGA and GPU acceleration for high productivity computing systems (HPCS) without focusing on a

4 2.2 Accelerator

specific application and [11] also focuses on HPCS but uses the Basic Linear Algebra Subroutines (BLAS) as comparison and also takes CPUs into account.

It may be interesting to also think about an acceleration of the model training. Similar work has been done by accelerating SVMs (Support Vector Machines): [3] describes a FPGA based accelerator for the SVM-SMO (support vector machine - sequential minimal optimization) algorithm used in the domain of machine learning and [1] proposes a new algorithm and its implementation on a FPGA for SVMs.

Chapter 3

Event-based Failure Prediction

This section provides a brief overview of the computational steps done by the proposed algorithm [20].

brief description of the idea behind the algorithm, HSMM, Events, etc

To be able to understand the formal expression of the algorithm, first a definition of the used parameters is provided.

- N: number of states
- M: number of observation symbols
- L: observation sequence length
- R: number of cumulative probability distributions (kernels)

The delay of the event at time t_k with respect to the event at time t_{k-1} is described as

$$d_k = t_k - t_{k-1} (3.1)$$

3.1 Data Processing

3.2 Model Training

One part of the algorithm is the model training. This part is not described here. The features to be trained by the model training are however important in this context because they are used by the adapted forward algorithm. Following the features:

- π_i , forming the initial state probability vector π of size N
- $b_i(o_i)$, forming the emission probability matrix B of size $N \times M$
- p_{ij} , forming the matrix of limiting transmission probabilities P of size $N \times N$
- $\omega_{ii,r}$, the weights of the kernel r
- $\theta_{ii,r}$, the parameters of the kernel r

3.3 Sequence Processing

The following description will provide a complete blueprint of the adapted forward algorithm, that allows to implement it, but without any explanations or proofs related to the formulation. The adapted forward algorithm is defined as follows:

$$\alpha_0(i) = \pi_i b_{s_i}(O_0) \tag{3.2}$$

$$\alpha_k(j) = \sum_{i=1}^{N} \alpha_{k-1}(i) \nu_{ij}(d_k) b_{s_j}(O_k); \quad 1 \le k \le L$$
 (3.3)

where

$$v_{ij}(d_k) = \begin{cases} p_{ij}d_{ij}(d_k) & \text{if } j \neq i \\ 1 - \sum_{\substack{h=1\\h \neq i}}^{N} p_{ih}d_{ih}(d_k) & \text{if } j = i \end{cases}$$
 (3.4)

with

$$d_{ij}(d_k) = \sum_{r=1}^{R} \omega_{ij,r} \kappa_{ij,r} (d_k | \theta_{ij,r})$$
(3.5)

forming the matrix of cumulative transition duration distribution functions $D(d_k)$ of size $N \times I$.

For simplification reasons, only one kernel is used. Due to this, the kernel weights can be ignored. Equation 3.5 can then be simplified:

$$d_{ij}(d_k) = \kappa_{ij}(d_k|\theta_{ij}) \tag{3.6}$$

Choosing the Gaussian cumulative distribution results in the kernel parameters μ_{ij} and σ_{ij} :

$$\kappa_{ij,gauss}(d_k|\mu_{ij},\sigma_{ij}) = \frac{1}{2} \left[1 + \operatorname{erf}\left(\frac{d_k - \mu_{ij}}{\sqrt{2}\sigma_{ii}}\right) \right]$$
(3.7)

The last set of forward variables α_L are then summed up to compute a probabilistic measure for the similarity of the observed sequence compared to the sequences in the training data set. This is called the sequence likelihood:

$$P(\boldsymbol{o}|\lambda) = \sum_{i=1}^{N} \alpha_{L}(i)$$
(3.8)

where $\lambda = \{\pi, P, B, D(d_k)\}.$

To prevent α from going to zero very fast, at each step of the forward algorithm a scaling is performed:

$$\alpha_k(i) = c_k \alpha_k(i) \tag{3.9}$$

with

$$c_k = \frac{1}{\sum_{i=1}^{N} \alpha_k(i)}$$
(3.10)

7 3.4 Classification

By applying scaling, instead of the sequence likelihood (equation 3.8), the sequence log-likelihood must be computed:

$$\log(P(\boldsymbol{o}|\lambda)) = -\sum_{k=1}^{L} \log c_k \tag{3.11}$$

where $\lambda = \{\pi, P, B, D(d_k)\}.$

3.4 Classification

explain classification

and finally the classification is performed:

$$\operatorname{class}(s) = F \iff \max_{i=1}^{u} \left[\log P(s|\lambda_i) \right] - \log P(s|\lambda_0) > \log \theta$$
 (3.12)

with

$$\theta = \frac{(r_{\bar{F}F} - r_{\bar{F}\bar{F}})P(c_{\bar{F}})}{(r_{F\bar{F}} - r_{FF})P(c_{F})}$$
(3.13)

To calculate θ , the following parameters need to be set:

- $P(c_{\bar{F}})$: prior of non-failure class
- $P(c_F)$: prior of failure class
- $r_{\bar{F}\bar{F}}$: true negative prediction
- r_{FF} : true positive prediction
- $r_{\bar{F}F}$: false positive prediction
- $r_{F\bar{F}}$: false negative prediction

8 3.4 Classification

Chapter 4

Acceleration

Challenges of the acceleration

- implementation of exp and log function (LUT, Taylor, ...)
- floating points vs fixed points
- precision
- choice of accelerator (Type, Model)
- find available options for parallelization

Ideas on how to accelerate the online part of the algorithm

- use high speed multiplier-accumulator (MAC) devices on a FPGA
- use MACs only on integer numbers and compute FP later manually
- precompute known factors and store them in order to simplify online computation (e.g. parts of the kernel, classification threshold, ...).
- ...

Possible optimizations of the algorithm:

- use a regularization term in the cost function to prevent overfitting
- incorporate the offline part of the algorithm into the online part in order to deal with model aging
- ...

4.1 Theoretical Analysis

4.1.1 Serial Implementation

Script to run a sliding window over the sequence

```
_{1} N = 100;
_{2} L = 100;
  PI = read_PI();
_{4} B = read_B();
  cdf_param = read_cdf();
  while(symb = read_next())
      dL = [dL(2:end); symb.d];
      oL = [oL(2:end); symb.o];
      lPs = forward_s(N, L, PI, B, cdf_param, oL, dL);
10
11 end
  Forward Algorithm
  % computation of the extended forward algorithm
3
  % @param N:
                       number of states
                       number of observation symbols
  % @param L:
6 % @param PI:
                       initial state probability vector. size N
7 % @param B:
                       matrix of emission probabilities. size N, L
                    parameters for the cdf
8 % @param cdf_param:
                       indices of all observed symbols. size 1, L
9 % @param oL:
10 % @param dL:
                       delays of all observed symbols. size 1, L
11 % @return alpha:
                       forward variables. size N, L
12 % @return scale_coeff: scaling coefficients (needed for log likelihood). size L
function [alpha lPs] = forward_s(N, L, PI, B, cdf_param, oL, dL)
15
      % initialize forward variables
16
      [alpha(:, 1) scale_coeff(1)] = forward_s_init(N, PI, B(:, oL(1)));
17
      % forward algorithm
18
      while (k < L),
19
         % compute one step of forward algorithm
         [alpha(:, k+1) scale\_coeff(k+1)] = ...
21
             forward_s_step(N, dL(k), alpha(:, k), B(:, oL(k)), cdf_param);
22
23
      end
24
      % compute log likelihood
25
      lPs = 0;
26
      for i=1:N.
2.7
         lPs -= log(scale_coeff(i));
28
29
      end
  end
  Initialisation of each step
1 \\
  % computation of the initial values of the forward algorithm
  %
3
  % @param N:
                       number of states
                       initial state probability vector. size N
5 % @param PI:
                       matrix of emission probabilities of step 0. size N
6 % @param B:
```

```
initial forward variables. size N
  % @return alpha:
   % @return scale_coeff: initial scaling coefficient
   function [alpha scale_coeff] = forward_s_init(N, PI, B)
      for i=1:N,
11
         alpha(i) = PI(i)*B(i);
12
      end
13
      % scaling
14
      alpha_sum = 0;
15
      for i=1:N,
16
         alpha_sum += alpha(i);
17
      scale_coeff = 1 / alpha_sum;
19
      for i=1:N,
20
         alpha(i) *= scale_coeff;
21
      end
22
  end
23
   Computation per Observation Symbol
  % computation of one step of the extended forward algorithm
  % @param N:
                       number of states
  % @param dk:
                       delay of k-th observation symbol
                       forward variables of step k-1. size N
  % @param alpha:
                       emission probabilities of step k. size N
  % @param B:
  % @param cdf_param:
                       parameters for the cdf
  % @param alpha_new:
                       forward variables of step k. size N
  % @return scale_coeff: scaling coefficient of step k
  function [alpha_new scale_coeff] = forward_s_step.m(N, dk, alpha, B, cdf_param)
12
      % compute transistion probabilities
13
      tp = compute_tp(N, dk, cdf_param);
14
      % compute forward algorithm
15
      for j=1:N,
16
         alpha_new(j) = 0;
17
         for i=1:N,
             alpha_new(j) += alpha(i) * tp(i, j);
19
20
         alpha_new(j) *= B(j);
21
      end
22
      % scaling
23
      alpha_sum = 0:
24
      for i=1:N,
25
         alpha_sum += alpha_new(i);
27
      end
      scale_coeff = 1 / alpha_sum;
      for i=1:N,
29
         alpha_new(i) *= scale_coeff;
30
      end
31
  end
32
```

Extension of Forward Algorithm

```
% computation of the extended transition probabilities
  %
3
                   number of states
  % @param N:
  % @param dk:
                   delay of k-th observation symbol
  % @param cdf_param: parameters for the cdf
                   extended transition probabilities
  function [v] = compute_tp(N, dk, cdf_param)
      % compute all elements of v
10
      for i=1:N,
11
         for j=1:N,
12
            v(i, j) = normcdf(dk, cdf_param.mu(i, j), cdf_param.sigma(i, j));
13
14
         end
15
      end
16
      % correct diagonal elemnts of v
17
      for i=1:N,
         for j=1:N,
18
            v_sum(i) += v(i, j);
19
         end
20
      end
21
      for i=1:N.
22
         v_sum(i) -= v(i, i);
23
         v(i, i) = 1 - v_sum(i);
24
      end
25
  end
```

4.1.2 Available Parallelism

- · pipelining
- · replication of independent blocks

4.1.3 Scaling and Data Representation

Scaling may be applied to prevent that the continuous multiplication of numbers smaller than one (e.g. probabilities) result in zero because of the limited accuracy by digitally representing fractional numbers. Scaling does not influence the order of complexity of the algorithm. By introducing scaling, the complexity of calculating one α_k vector goes from N^2 (no scaling) to $N^2 + 2N + 1$ (scaling), which is the same order $O(N^2)$. However, the introduction of scaling may increase the usage of recourses significantly: In order to scale α_k , the division operation is used to compute the scaling factor. Division is far more complex than multiplication and hence uses more recourses. Additionally, instead of the sequence likelihood (equation 3.8) the sequence log-likelihood (equation 3.11) needs to be computed, with the even more complex log operation.

In order to limit the amount of necessary division operations, it is beneficial to consider the following: Rather than scaling each element of α_k by dividing it by a scaling factor (N)

divisions), first the inverse of the scaling factor can be computed, which is then multiplied with each element of α_k (one division and N multiplications).

To compute the log-likelihood, N log and N sum operations are necessary, in comparison to N sum operations for the likelihood. In terms of memory, the log-likelihood is more complex because the scaling coefficients of each α_k are used and need to be stored, while for the likelihood only the last set of forward variables α_L are used.

Another aspect to consider is the choice of data representation (floating point vs. fixed point). This depends on one hand on the necessary precision and on the other hand on the choice of accelerator type. While general purpose hardware such as CPU, GPU and DSP (to some degree) offer an abstraction to make the representation type transparent to the developer, specialized hardware such as FPGA or ASCI offer no such abstraction. For the later devices, floating point operations increase the complexity of the hardware design and the necessary hardware resources considerably. In terms of performance, general purpose devices benefit also from a sparse usage of floating point values. The complexity of the software development however is only marginally or not affected at all by the choice of data representation.

If by choice, scaling is omitted, a fixed point representation will not be possible, due to the rapid convergence towards zero by continuously multiplying probabilities together. This implies, that by omitting scaling to save resources, a floating point representation must be used, which again increases the resource requirements or has a negative impact on performance (or both).

The trade-off between the choice of using scaling or not versus the choice of the precision and the data representation, will be analyzed in more detail in chapter 4.3, when the technology of the accelerator has been chosen.

Scaling in general:

$$\sum_{i=1}^{N} \pi_i = 1 \tag{4.1}$$

$$\sum_{j=1}^{N} \nu_{ij}(d_k) = 1 \tag{4.2}$$

$$\sum_{j=1}^{M} b_{ij} = 1 (4.3)$$

on average each

$$\alpha_{1} = \frac{1}{NM}$$

$$\alpha_{2} = N \frac{1}{NM} \frac{1}{NM} = \frac{1}{NM^{2}}$$

$$\alpha_{3} = N \frac{1}{NM} \frac{1}{NM^{2}} = \frac{1}{NM^{3}}$$
...

 $lpha_{L}=rac{1}{NM^{L}}$

assuming no precision loss at each computational step k, on average a scaling factor of $\frac{1}{M}$ is necessary in each step k.

4.1.4 Computation of Extension

This computation is very expensive but needs only to be computed once per dk. (Unlike the alphas, which need to be recomputed for the same dk because they depend on the previous alpha).

Maybe use a very specialized unit (ASIC) just for the computation of the cumulative distribution function.

4.2 Choice of Accelerator Type

4.2.1 CPU

- pro
 - fast and easy implementation (availability of /, exp, log, floating points)
 - high precision (double, long double)
 - high frequency (up to 3 GHz)
- contra
 - high power consumption
 - limited parallelization (limited number of cores)
 - large overhead (because of instruction pipeline)
 - fixed architecture (memory, computation units)

4.2.2 GPU

- pro
 - SIMD: a lot of streaming processors for a low price
 - a lot of fast onboard memory
 - high frequency
 - high precision
 - simple implementation (availability of /, exp, log, floating points)
- contra
 - high power consumption
 - overhead for simple instructions (instruction pipeline)
 - fixed architecture (memory, computation units)

4.2.3 FPGA

- pro
 - low power consumption
 - low overhead
 - flexibility
 - optimized floating point representation (small values)
- contra

- low frequency
- parallelization is expensive
- precision is expensive
- complex implementation

4.2.4 ASIC

- pro
 - very low power consumption
 - no overhead
 - very flexible
 - optimized floating point representation (small values)
- contra
 - very expensive
 - very complex implementation

4.2.5 Conclusion

- target is an embedded system (low power)
- · optimize memory hierarchy
- student budget
- -> use FPGA
- only standard forward algorithm
- do not use scaling because of division. Instead use custom FP representation

basic implementation without extension and scaling

```
computation of the forward algorithm without scaling

computation of the forward without scaling

computation of the forward algorithm without scaling

computation of the forward without scaling

computation of the forward algorithm without scaling

computation of the forward without scaling

computation of the forward scaling

computation of the forward scaling

computation of the forward without scaling

computation of
```

```
% forward algorithm
16
        for k=2:L,
17
            for j=1:N,
18
                 alpha_new(j) = 0;
19
                 for i=1:N,
20
                     alpha_new(j) += alpha(i) * TP(i, j);
21
22
                 alpha_new(j) *= B(j, oL(k));
23
            end
24
            alpha = alpha_new;
25
        end
        % compute likelihood
        Ps = 0;
        for i=1:N,
29
            Ps += alpha_new(i);
30
        end
31
   end
32
```

4.3 Design and Implementation

- parallelization of one of nested for-loop or pipeline the loops
- fully pipelined MACC

To design the accelerator, the top-down approach was applied: the algorithm is broken down into blocks, where each of them is broken down further until the basic functional blocs of the FPGA can be used for the implementation. The implementation follows then the bottom-up approach where each sub-block is implemented and tested. Completed blocks are grouped together to bigger blocks until finally there is only one big block remaining, describing the complete algorithm.

4.3.1 Precision

Modern FPGAs contain hardware blocks (DSP slices) that are heavily optimized for multiply-accumulate operations as they are often used for DSP applications. These devices only operate on integer values. However, the forward algorithm requires to multiply and accumulate probabilities, i.e. fractional numbers. To being able to use the DSP slices of the FPGA, some hardware must be built around such a slice in order to get a hardware block that can handle the multiplication and accumulation of probabilities. To do this, the choice of data representation must be made (floating point vs fixed point). First the assumption that all operations must be done with floating point numbers is discussed.

the following points need to be explained in more detail

Floating Point Facts: In order to multiply two floating point numbers, the mantissas of both numbers are multiplied and the exponents are added (the sign can be ignored, as probabilities are always positive). For the multiplication of the mantissas the DSP slices can be used. In parallel to this operation, an external adder can add up the exponents. Now the tricky part: to being able to add floating point numbers the exponents of the numbers must be equal. To achieve that, the difference of the two exponents is calculated and then the mantissa of the number

with the lower exponent must be shifted by this difference (and possibly rounded/truncated). This process is called normalizing. Then the mantissas can be added. Finally the resulting value needs to be normalized again.

Scaling: By using floating points, scaling becomes superfluous because the exponent allows to represent very small numbers (not respecting IEEE representations).

Truncation: after the multiply accumulate operation the resulting mantissa of 48 bits must be truncated to 25 bits. To achieve better results, a rounding operation can be applied.

Fixed Point Facts: before each multiplication, the operands need to be reduced from 48 to 18 resp 25 bits. This must be done by either truncating/rounding the final value or by scaling or by doing both.

Scaling: The proposed scaling method is not usable in this implementation because of the division operation. Instead, a scaling in base of 2 should be used (shift): In every clock cycle a new value is added to the previous one. The masked result can be compared to a bit stream of zeros. A match directly gives the amount of leading zeros (using the number of times the mask has been shifted). If there is no match, shift the mask and compare in the next cycle. This operation is done with every alpha, while the lowest value of leading zeros is kept. Using this method, in most cases at the end of adding up all the values, the least number of leading zeros of the N alphas will be known. If in the worst case after the addition of the last alpha-component there is a non-match, the pipeline must be stalled and the right leading zeros number must be found by shifting the mask further to the left. To do the masked comparison, the pattern comparing unit of the DSP-slice of the FPGA can be used. The stored values π , B and TP can be preprocessed and scaled, in order to reduce the number of minimal leading zeros to zero. These scaling factors will then be used to recompute the real sequence likelihood.

Truncation: a simple solution is to chop off the leading zeros (as counted) and truncate the value by only using the following 25 bits after the last leading zero. A more precise method would be to use rounding.

4.3.2 Data Storage Management

the following points need to be explained in more detail

Facts: in each kth step $N^2 * TP$ values and N * B values are necessary. In case of the parallel version, each clock cycle N * TP and one B value must be made available. In case of the serial version one TP or B vale must be made available. By reading directly from the RAM, 16 bits can be read with a bus frequency of 104MHz. Running the pipeline at 52MHz, the necessary data can be provided at each clock cycle in case of the serial implementation. If the parallel implementation should be used, an internal memory must be built.

- real-time (time constraints on every Ps) vs on-line (use buffer to optimize throughput)
- memory hierarchy: at startup copy from flash to ram, then use pipeline to preload values from ram into registers.

4.3.3 Top View

better title?

The computation of the likelihood is divided in L steps: the initialization, L-2 identical intermediate steps and the finalization. N initial forward variables α_0 . Each intermediate step computes N intermediate forward variables α_k and the final step calculates the last set of N

forward variables α_L as well as the likelihood. Each step takes the emission probabilities $b_i(o_k)$ corresponding to the observation symbol o_k and constant factors as input. Because of the recursive nature of the algorithm, all steps (except the initialization) depend on the previously computed forward variables. For this reason a direct parallelization of the steps is not possible. However, at every arrival of a new observation symbol, the last L elements of the observation symbol sequence are used to compute the likelihood. Hence, it is very beneficial to pipeline the steps. To do this, each step corresponds to a pipeline stage and is realized in hardware and connected as represented in the figure 4.1. With this configuration, a likelihood is computed at every completion of a step with a latency of $L*t_{step_{max}}$, where $t_{step_{max}}$ is the time needed to complete the computation of the most complex step (each stage of the pipeline must take the same amount of clock cycles). Additionally the configuration allows to load the constants TP and the emission probabilities $b_i(o_k)$ for all steps at the same time, which reduces the load operations considerably. In the following sections, each dissimilar block is described in more detail.

add step k to the figure 4.1




Figure 4.1. Top View of the Architecture

4.3.4 Initialization

Figure 4.2 shows the necessary operation to compute every i-th component of the first forward variable α_1 in the initialization step. The N components of α_1 can be computed one by one when only one such structure is implemented in hardware. Assuming a fully pipelineable multiplier, one component of α_1 appears in the output register at every cycle (with a latency of S cycles, where S is the number of pipeline stages in the multiplier). To compute all N components of α_1 with this structure, N + S cycles are necessary. Alternatively the complete initialization can be

fully parallelized if the structure 4.2 is replicated N times. In this case, all N components of α_1 appear at the same time, after S cycles in the output registers. If such a heavy parallelization is useful will be analyzed after all stages have been described.




Figure 4.2. Initialisation step with one MACC

4.3.5 k-th Forward Variable

better title?

- one pipelined MACC for the computation of all elements
- *N* pipelined MACC, each computing one α_k
- use optimized Matrix-Vector-Vector multiplication $\alpha_{k+1} = TP * \alpha_k * B(o_k)$ [10, 26]




Figure 4.3. k-th step with one MACC unit




Figure 4.4. Example of input shift register with N=2

- 4.3.6 Serial Controller
- 4.3.7 Balancing Pipeline Stages




Figure 4.5. k-th step with N+1 MACC units and integrated computation of P (which is only needed at the last step)




Figure 4.6. Controller of serial implementation

	INIT	LOAD	MACC	CONCILIATE	MUL	STORE	FLUSH
sel_op1	0	0	0	0	1	0	0
sel_op1_zero	0	0	0	1	0	0	0
sel_op2	0	0	0	0	1	0	0
load_alpha_in	0	1	0	0	0	0	0
load_out	0	0	0	0	0	1	0
shift_alpha_in	0	1	1	0	0	0	0
shift_alpha_out	0	0	0	0	0	1	0
enable_init	0	0	0	0	1	0	0
enable_step	0	0	1	1	1	0	0
enable_final	0	0	1	0	0	0	0
flush	0	0	0	0	0	0	1
flush_Ps	0	1	0	0	0	0	0

Table 4.1. Control signals

Chapter 5

Testing and Verification

- 5.1 Device
 - Nexys4 board with Artix-7 FPGA
 - limited recourses -> proof of concept
 - bord hardware for testing
- 5.2 Relation to Proposed Algorithm
- 5.2.1 Log Standard
- 5.2.2 Metrics

Chapter 6

Results

- 6.1 Speedup
- 6.2 Accuracy

26 6.2 Accuracy

Chapter 7

Conclusion

- 7.1 Achievements
- 7.2 Future Work

28 7.2 Future Work

Appendix A

Some material

Bibliography

- [1] D. ANGUITA, A. BONI, AND S. RIDELLA, A digital architecture for support vector machines: theory, algorithm, and FPGA implementation, IEEE Transactions on Neural Networks, 14 (2003), pp. 993–1009.
- [2] M. AZHAR, M. SJALANDER, H. ALI, A. VIJAYASHEKAR, T. HOANG, K. ANSARI, AND P. LARSSON-EDEFORS, Viterbi accelerator for embedded processor datapaths, in IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP, July 2012, pp. 133–140.
- [3] S. CADAMBI, I. DURDANOVIC, V. JAKKULA, M. SANKARADASS, E. COSATTO, S. CHAKRADHAR, AND H. GRAF, *A massively parallel FPGA-based coprocessor for support vector machines*, in IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM, April 2009, pp. 115–122.
- [4] S. CHE, J. LI, J. SHEAFFER, K. SKADRON, AND J. LACH, Accelerating compute-intensive applications with GPUs and FPGAs, in Symposium on Application Specific Processors, SASP, June 2008, pp. 101–107.
- [5] J. Detrey and F. De Dinechin, *A parameterized floating-point exponential function for FPGAs*, in IEEE International Conference on Field-Programmable Technology, ICFPT, Dec 2005, pp. 27–34.
- [6] C. DOMENICONI, C.-S. PERNG, R. VILALTA, AND S. MA, A classification approach for prediction of target events in temporal sequences, in Principles of Data Mining and Knowledge Discovery, T. Elomaa, H. Mannila, and H. Toivonen, eds., vol. 2431 of Lecture Notes in Computer Science, Springer Berlin Heidelberg, 2002, pp. 125–137.
- [7] A. JACOB, J. LANCASTER, J. BUHLER, AND R. CHAMBERLAIN, *Preliminary results in accelerating profile hmm search on FPGAs*, in IEEE International Parallel and Distributed Processing Symposium, IPDPS, March 2007, pp. 1–8.
- [8] D. H. JONES, A. POWELL, C.-S. BOUGANIS, AND P. Y. K. CHEUNG, *GPU versus FPGA for high productivity computing*, in International Conference on Field Programmable Logic and Applications, FPL, Washington, DC, USA, 2010, IEEE Computer Society, pp. 119–124.
- [9] E. KADRIC, P. GURNIAK, AND A. DEHON, *Accurate parallel floating-point accumulation*, in IEEE Symposium on Computer Arithmetic (ARITH), ARITH, April 2013, pp. 153–162.
- [10] S. KESTUR, J. DAVIS, AND E. CHUNG, Towards a universal FPGA matrix-vector multiplication architecture, in IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM, April 2012, pp. 9–16.

32 Bibliography

[11] S. KESTUR, J. D. DAVIS, AND O. WILLIAMS, *Blas comparison on FPGA, CPU and GPU*, in IEEE Symposium on VLSI, ISVLSI, Washington, DC, USA, 2010, IEEE Computer Society, pp. 288–293.

- [12] T.-T. LIN AND D. SIEWIOREK, Error log analysis: statistical modeling and heuristic trend analysis, IEEE Transactions on Reliability, 39 (1990), pp. 419–432.
- [13] T.-T. Y. LIN, Design and evaluation of an on-line predictive diagnostic system, PhD thesis, Carnegie-Mellon University, Pittsburgh, PA, 1988.
- [14] C. Liu, cuhmm: a cuda implementation of hidden markov model training and classification, tech. rep., Johns Hopkins University, Mai 2009. Project Report for the Course Parallel Programming.
- [15] R. P. MADDIMSETTY, J. BUHLER, R. D. CHAMBERLAIN, M. A. FRANKLIN, AND B. HARRIS, Accelerator design for protein sequence hmm search, in International Conference on Supercomputing, ICS, New York, NY, USA, 2006, ACM, pp. 288–296.
- [16] E. NEUMANN, Berechnung von hidden markov modellen auf grafikprozessoren unter ausnutzung der speicherhierarchie, diploma thesis, Humboldt University of Berlin, Berlin, Germany, Mai 2011.
- [17] A. OLINER, A. KULKARNI, AND A. AIKEN, Using correlated surprise to infer shared influence, in IEEE/IFIP International Conference on Dependable Systems and Networks, DSN, June 2010, pp. 191–200.
- [18] T. OLIVER, L. YEOW, AND B. SCHMIDT, *High performance database searching with HMMer on FPGAs*, in IEEE International Parallel and Distributed Processing Symposium, IPDPS, March 2007, pp. 1–7.
- [19] R. POTTATHUPARAMBIL AND R. SASS, *Implementation of a cordic-based double-precision exponential core on an FPGA*, Proceedings of RSSI, (2008).
- [20] F. Salfner, *Event-based Failure Prediction*, PhD thesis, Humboldt-University of Berlin, February 2008.
- [21] F. SALFNER, M. LENK, AND M. MALEK, A survey of online failure prediction methods, ACM Comput. Surv., 42 (2010), pp. 10:1–10:42.
- [22] F. Salfner and P. Tröger, *Predicting Cloud Failures Based on Anomaly Signal Spreading*, in Dependable Systems and Networks, IEEE, 2012.
- [23] R. VILALTA AND S. MA, *Predicting rare events in temporal domains*, in IEEE International Conference on Data Mining, ICDM, December 2002, pp. 474–481.
- [24] J. WALTERS, V. BALU, S. KOMPALLI, AND V. CHAUDHARY, Evaluating the use of GPUs in liver image segmentation and hmmer database searches, in IEEE International Parallel and Distributed Processing Symposium, IPDPS, May 2009, pp. 1–12.
- [25] XILINX, 7 Series DSP48E1 Slice, 1.6 ed., August 2013.
- [26] H. YANG, S. ZIAVRAS, AND J. HU, *FPGA-based vector processing for matrix operations*, in International Conference on Information Technology, ITNG, April 2007, pp. 989–994.

33 Bibliography

[27] C. YILMAZ AND A. PORTER, Combining hardware and software instrumentation to classify program executions, in ACM SIGSOFT International Symposium on Foundations of Software Engineering, FSE, New York, NY, USA, 2010, ACM, pp. 67–76.