# 中国科学技术大学计算机学院《计算机组成原理实验报告》



实验题目:运算器及其应用

学生姓名: 林宸昊

学生学号: PB20000034

完成日期: 2022.3.15

# 【实验题目】运算器及其应用


【实验目的】设计并实现ALU,并在后续中能够利用前述 ALU进行复杂设计

【实验平台】 VIVADO FPGAOL

# 【实验内容】

【一: ALU模块的逻辑设计与仿真】

• 数据通路:



• 状态图:


ALU 模块功能表				
f	y	Z		
000	a + b	*		
001	a - b	*		
010	a & b	*		
011	a   b	*		
100	a ^ b	*		
其他	0	1		

## • 编写设计文件:

```
module alu_32(
   input [31:0] a, b,
   input [2:0] f,
   output reg [31:0] y,
    output reg z
   );
   always@(*)
    begin
       case(f) //通过case语句实现操作功能的选择
       3'b000:
          y = a + b;
       3'b001:
           y = a - b;
       3'b010:
           y = a \& b;
       3'b011:
           y = a \mid b;
       3'b100:
           y = a \wedge b;
       default:
           begin
               y = 0;
               z = 1;
           end
       endcase
    end
endmodule
```


## • 仿真文件

• 仿真图象




# 【二:性能报告】


- 生成电路
  - o RTL电路:



#### 。 综合电路:



• 资源使用情况




• 综合电路性能(由于32位ALU未烧在板子上故不做时间性能的特定分析)

General Information						
Timer Settings	Setup		Hold		Pulse Width	
Design Timing Summary	Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
> Check Timing (0)	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Intra-Clock Paths	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Inter-Clock Paths	Total Number of Endpoints:	32	Total Number of Endpoints:	32	Total Number of Endpoints:	NA
Other Path Groups	There are no user specified timir	ng constrain	ts.			
User Ignored Paths						
>  Unconstrained Paths						

# 【三: 6位ALU】

• 数据通路



• 状态图 (真值表)

•

en	sel	ea	eb	ef
1	00	1	0	0
1	01	0	1	0
1	10	0	0	1
0	XX	0	0	0

• 端口分配

端口	外设
c <b>l</b> k	100MHz
en	button
sel	sw[7:6]
X	sw[5:0]
у	led[5:0]
Z	led[7]


## • 设计文件


```
module alu_6(
    input clk,
    input en,
    input [1:0] sel,
    input [5:0] x,
    output reg [5:0] y,
    output reg z
    );
    reg [2:0] f;
    reg [5:0] a, b;
    always@(posedge clk)
    begin
        if(en)
        case(sel)
        2'b00:a <= x;
        2'b01:b <= x;
        2'b10:f \ll x[2:0];
        endcase
    end
    always@(posedge clk)
    begin
        case(f)
        3'b000:
            y \ll a + b;
        3'b001:
            y \ll a - b;
        3'b010:
            y \ll a \& b;
        3'b011:
            y \ll a \mid b;
        3'b100:
            y \ll a \wedge b;
        default:
            begin
                 y \ll 0;
                 z \ll 1;
            end
        endcase
    end
endmodule
```

#### • 约束文件


```
set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS33} [get_ports clk]
    #create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];
10
11 ## FPGAOL LED (signle-digit-SEGPLAY)
13 | set_property -dict {PACKAGE_PIN C17 IOSTANDARD LVCMOS33} [get_ports {y[0]}]
14 | set_property -dict {PACKAGE_PIN D18 IOSTANDARD LVCMOS33} [get_ports {y[1]}]
15 | set_property -dict {PACKAGE_PIN E18 IOSTANDARD LVCMOS33} [get_ports {y[2]}]
16 | set_property -dict {PACKAGE_PIN G17 IOSTANDARD LVCMOS33} [get_ports {y[3]}]
    set_property -dict {PACKAGE_PIN D17 IOSTANDARD LVCMOS33} [get_ports {y[4]}]
18 | set_property -dict {PACKAGE_PIN E17 IOSTANDARD LVCMOS33} [get_ports {y[5]}]
19 | set_property -dict { PACKAGE_PIN F18 | IOSTANDARD LVCMOS33 } [get_ports { }];
20
    set_property -dict {PACKAGE_PIN G18 IOSTANDARD LVCMOS33} [get_ports z]
23 | ## FPGAOL SWITCH
24
25 | set_property -dict {PACKAGE_PIN D14 IOSTANDARD LVCMOS33} [get_ports {x[0]}]
26
    set_property -dict {PACKAGE_PIN F16 IOSTANDARD LVCMOS33} [get_ports {x[1]}]
27 | set_property -dict {PACKAGE_PIN G16 IOSTANDARD LVCMOS33} [get_ports {x[2]}]
28 set_property -dict (PACKAGE_PIN H14 IOSTANDARD LVCMOS33) [get_ports {x[3]}]
29 set_property -dict {PACKAGE_PIN E16 IOSTANDARD LVCMOS33} [get_ports {x[4]}]
30 | set_property -dict {PACKAGE_PIN F13 IOSTANDARD LVCMOS33} [get_ports {x[5]}]
31 | set_property -dict {PACKAGE_PIN G13 IOSTANDARD LVCMOS33} [get_ports {sel[0]}]
32 | set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33} [get_ports {sel[1]}]
 ## FPGAOL BUTTON & SOFT_CLOCK
set_property -dict {PACKAGE_PIN B18 IOSTANDARD LVCMOS33} [get_ports en]
```

• FPGA运行结果(设a = 1, b = 3)






测试与功能 (f赋值010)





## • RTL电路图




## • 资源使用情况








## • 综合电路时间性能 (




slack为正即满足setup time/hold time需求,high fanout为模块直接调用下级模块数量,其后则为各线路时间延迟。

# 【四: FLS】


• 数据通路



与后续得到的RTL电路比较大致一致



# • 状态图



```
//信号模块用于取按钮边沿
module signal(
    input clk, button,
   output button_edge
);
   reg b1, b2;
    always@(posedge clk)
       b1 <= button;
    always @ (posedge clk)
       b2 \ll b1;
    assign button_edge = b1 & (~b2);
endmodule
module fls(
   input clk, rst,
    input en,
    input [6:0] d,
    output reg [6:0] f
    reg [6:0] d0, d1; //用于临时储存结果
    reg [1:0] cs; //共四个状态,故只需两位
    reg [1:0] ns;
   wire b_edge;
                  //按钮边沿
    signal signal(clk, en, b_edge);
   //next state
    always @ (*)
    begin
       case(cs)
           2'b00: ns = 2'b01;
           2'b01: ns = 2'b10;
           2'b10: ns = 2'b11;//转入状态二后即进行序列输出,在两个状态间来回切换
           2'b11: ns = 2'b10;
       endcase
    end
    //how current state change
    always @ (posedge clk or posedge rst)
       if(rst)
           cs <= 2'b00;
       else if(b_edge)
           cs <= ns;
    //output
    always @ (posedge clk or posedge rst)
    begin
       if(rst)
       begin
           d0 \ll 0;
           d1 <= 0;
       end
       else if(b_edge)
           case(cs)
               2'b00://状态零,赋值给f0
```

```
begin
                  d0 \ll d;
               end
               2'b01://状态一,赋值给f1
               begin
                  d1 \ll d;
               end
               2'b10://状态二,此时d0排序靠后,累加至d0
                  d0 \ll d1 + d0;
               end
               2'b11://状态三,此时d1排序靠后,累加至d1
               begin
                 d1 \ll d1 + d0;
               end
               endcase
   end
   always @ (posedge clk or posedge rst)
   begin
   if(rst)
       f \ll 0;
   else
       case(cs)
           2'b00:
           begin
            f <= d;
           end
           2'b01:
           begin
            f <= d;
           end
           2'b10:
           begin
            f \ll d0;
           end
           2'b11:
           begin
            f <= d1;
           end
       endcase
   end
endmodule
```


## • 仿真文件

```
module sim1(

);
    reg clk, rst, en;
    reg [6:0] d;
    wire [6:0] f;
    fls fls(clk, rst, en, d, f);
    initial
    begin
    rst = 0;
    #4 rst = 1;
```

```
#4 rst = 0;
end
initial clk = 0;
always #1 clk = ~clk;
initial en = 0;
always #5 en = ~en;
initial
begin
    d = 1;#20 d = 2;
end
endmodule
```


## • 仿真结果




可见在输入初始的两项之后f按照斐波那契序列输出。


## • FPGA测试结果

o 输入a = 1, b = 2





。 此后每一次均输出斐波那契的下一项



# 【总结与思考】

## • 实验总结

总体来说难度不高,主要用于复习上学期所学的模电实验内容——尤其是三段式有限状态机, 以及学习如何对当前电路性能进行查看和评测;

## • 实验建议(吐槽)

• 作为一个复习模电的实验感觉没啥问题,确实花了蛮久复习代码怎么写(比如取边沿),但是 画数据通路略有些折磨。