中国科学技术大学计算机学院《计算机组成原理实验报告》



学生姓名: 林宸昊

学生学号: PB20000034

实验日期: 2022.3.29

【实验题目】寄存器堆与存储器及其应用

【实验目的】

- 能够自行描述寄存器堆并进行仿真与应用;
- 能够例化存储器IP核并进行仿真与应用;
- 能够设计与实现FIFO队列结构。

【实验平台】Vivado、FPGAOL

【实验步骤】

【一、寄存器堆仿真】

• 设计文件

```
module RF1(
   input clk,
   input [4:0] ra0,
   input [4:0] ra1,
   input [4:0] wa,
   input we,
```

```
input [31:0] wd,
output [31:0] rd0,
output [31:0] rd1
);


reg [31:0] regfile[4:0];
assign rd0 = regfile[ra0];
assign rd1 = regfile[ra1];

always @ (posedge clk)
begin
    if(we) regfile[wa] <= wd;
end
endmodule</pre>
```

• 仿真文件


```
module RF_SIM(
   );
    reg clk;
    reg [4:0] ra0;
    reg [4:0] ra1;
    reg [4:0] wa;
    reg we;
    reg [31:0] wd;
   wire [31:0] rd0;
   wire [31:0] rd1;
    RF1 RR(clk, ra0, ra1, wa, we, wd, rd0, rd1);
    initial clk = 1;
    always #5 clk = \simclk;
   initial
    begin
        ra0 = 0;
        ra1 = 1;
        wa = 0;
        wd = 10;
        we = 0; #10 we = 1;
        #10 wa = 1;
        #10 $finish;
    end
endmodule
```

• 仿真结果



【二、IP例化存储器】

• 块式存储器例化 (分布式类似)



Input Options

- Non Registered Registered
- ☐ Input Clock Enable ☐ Qualify WE with I_CE


• 仿真文件

```
module IP_sim(
   );
   reg [7:0] dina;
   reg we;
   reg [3:0] addra;
    reg clka;
    reg ena;
   wire [7:0] douta_blk; //块式存储器输出
   wire [7:0] douta_dist; //分布式存储器输出
   blk_mem_gen_0 blk1(.addra(addra),
                        .clka(clka),
                        .dina(dina),
                        .douta(douta_blk),
                        .ena(ena),
                        .wea(we));
    dist_mem_gen_0 dist1(.a(addra),
                          .d(dina),
                          .clk(clka),
                          .we(we),
                          .spo(douta_dist));
    initial clka = 0;
    always #5 clka = ~clka;
    initial
    begin
        ena = 1; we = 0;
        #10 \text{ we} = 1; \text{ dina} = 10;
       #10 dina = 5;
        #10 we = 0; dina = 15;
    end
    initial
    begin
        #3 addra = 1;
        #7 addra = 2;
        #10 addra = 3;
        #10 addra = 4;
    end
endmodule
```


- 仿真结果
 - Read First



Write First




No Change



可以发现,块式存储器拥有三种读写模式而分布式并没有;分布式存储器的读出与时钟信号无关,只要地址改变就会改变输出的值,属于异步,而块式是同步。

【三、FIFO队列实现】


• 数据通路及控制器




* 省略了clk(100MHz)和 rst(button)

其中RF已由上述步骤描述,SDU模块仅涉及hexplay的输出,主要设计LCU模块。

o LCU (大致数据通路)



• 状态图



• 设计文件

```
module signal( //取信号边沿
   input clk,button,
    output button_edge);
    reg b1, b2;
    always@(posedge clk)
    b1 <= button;</pre>
    always @ (posedge clk)
    b2 \ll b1;
    assign button_edge = b1 & (~b2);
endmodule
module sync( //二级同步模块(也可不使用)
    input clk,
    input s_src,
    output reg s_dst
    );
    reg meta;
    always @ (posedge clk)
    begin
        meta <= s_src;</pre>
        s_dst <= meta;</pre>
    end
```

```
endmodule
module FIFO(
   input clk, rst,
   input enq,
   input [3:0] in,
   input deq,
   output reg [2:0] an,
   output reg [3:0] seg,
   output reg [7:0] led
   );
   wire e_edge, d_edge;//信号边沿
   wire e_dst, d_dst; //二级同步信号
                    //队满标志
   reg full = 0;
                    //队空标志
   reg emp = 1;
   signal edge1(clk, enq, e_edge);
   signal edge2(clk, deq, d_edge);
   sync sy1(clk, e_edge, e_dst);
   sync sy2(clk, d_edge, d_dst);
   reg [1:0] cs; //当前状态
   reg [1:0] ns; //接续状态
   parameter IDLE = 2'b00;//空闲状态
   parameter DEQU = 2'b01;//入队状态
   parameter ENQU = 2'b10;//出队状态
   reg [2:0] head = 0; //队头
   reg [2:0] tail = 0; //队尾
   reg [3:0] out;
   reg [7:0] valid = 0; //判空标志数组
   reg [3:0] regfile[7:0]; //实际用于存储的寄存器堆
   always @ (*)
   begin
       case(cs)
           IDLE:
           begin
              if(e_dst && !full) //入队按钮有效且非满
                  ns = ENQU;
              else if(d_dst && !emp) //出队按钮有效且非空
                  ns = DEQU;
               else ns = IDLE;
           end
           DEQU:
           begin
              if(e_dst && !full)
                  ns = ENQU;
               else if(d_dst && !emp)
                  ns = DEQU;
              else ns = IDLE;
           end
           ENQU:
           begin
              if(e_dst && !full)
                  ns = ENQU;
               else if(d_dst && !emp)
                  ns = DEQU;
               else ns = IDLE;
```


```
end
    endcase
end
//LCU & RF
always @ (posedge clk or posedge rst)
begin
    if(rst)
       cs <= IDLE;</pre>
    else
        cs <= ns;
end
always @ (posedge clk or posedge rst)
begin
    if(rst)
    begin
        valid <= 0;</pre>
        full <= 0;
        emp \ll 1;
    end
    else
        case(cs)
            ENQU:
            begin
                regfile[tail] <= in;
                                        //输入
                valid[tail] <= 1;
                                         //将当前位置标记为非空
                tail <= (tail + 1);
                                         //队尾进一
                full \leftarrow ((tail + 1 == 8) | | (tail + 1 == head));
                emp \ll 0;
            end
            DEQU:
            begin
                out <= regfile[head]; //输出
                valid[head] <= 0;</pre>
                                        //将当前位置标记为空
                head <= head + 1;</pre>
                                        //队头进一
                emp \leftarrow ((head + 1 == 8) | (head + 1 == tail));
                full <= 0;
            end
        endcase
//SDU 利用高频闪烁达到同时显示效果
always @ (posedge clk)
begin
    led[7] <= full;</pre>
    led[6] <= emp;</pre>
    led[3:0] <= out;</pre>
end
reg [9:0] cnt;
always @ (posedge clk)
begin
    if(cnt >= 10'd800)
        cnt <= 0;</pre>
        cnt <= cnt + 1;
    if(valid == 0)
```

```
begin
         an \ll 0;
         seg \ll 0;
    end
else if(cnt <= 10'd100)
begin
    if(valid[0])
    begin
        an \ll 0;
        seg <= regfile[0];</pre>
    end
end
else if(cnt <= 10'd200)</pre>
begin
    if(valid[1])
    begin
        an <= 1;
        seg <= regfile[1];</pre>
    end
end
else if(cnt <= 10'd300)
begin
    if(valid[2])
    begin
        an <= 2;
         seg <= regfile[2];</pre>
    end
end
else if(cnt <= 10'd400)
begin
    if(valid[3])
    begin
        an <= 3;
        seg <= regfile[3];</pre>
    end
end
else if(cnt <= 10'd500)
begin
    if(valid[4])
    begin
        an <= 4;
        seg <= regfile[4];</pre>
    end
end
else if(cnt <= 10'd600)
begin
    if(valid[5])
    begin
        an <= 5;
        seg <= regfile[5];</pre>
    end
end
else if(cnt <= 10'd700)
begin
    if(valid[6])
    begin
         an <= 6;
         seg <= regfile[6];</pre>
```

• 仿真文件

```
module fifo_sim(
    );
    reg clk, rst;
    reg enq;
    reg [3:0] in;
    reg deq;
    wire [2:0] an;
    wire [3:0] seg;
    wire [7:0] led;
    FIFO fifo(clk, rst, enq, in, deq, an, seg, led);
    initial c1k = 0;
    always #1 clk = \sim clk;
    initial begin
    rst = 0; #1 rst = 1; #1 rst = 0;
    end
    initial
    begin
    enq = 1;\#5 enq = 0;\#5 enq = 1;\#5 enq = 1;\#5 enq = 0;\#5 enq = 1;\#5 enq
= 0;#5 enq = 1;in = 4;#5 enq = 0;#5 enq = 1;in = 5;#5 enq = 0;
    \#5 enq = 1; in = 5; \#5 enq = 0; \#5 enq = 1; in = 5; \#5 enq = 0; \#5 enq = 1; in
= 5;#5 enq = 0;#5 enq = 1;in = 5;#5 enq = 0;
    \#5 \text{ deq} = 1; \#5 \text{ deq} = 0; \#5 \text{ deq} = 1; \#5 \text{ deq} = 0; \#5 \text{ deq} = 1; \#5 \text{ deq} = 0; \#5 \text{ deq}
= 1;#5 deq = 0;#5 $finish;
    end
endmodule
```

• 仿真结果




• 约束文件


```
# FPGAOL LED (signle-digit-SEGPLAY)
## FPGAOL SWITCH
## FPGAOL HEXPLAY
```

• 烧写结果


。 初始状态




。 写入至队满



。 输出至队空





【总结与思考】