# **Gebze Technical University Computer Engineering**

CSE 331- 2019 Fall

**HOMEWORK 2 REPORT** 

MUHAMMED OKUMUŞ 151044017

**Course Assistant: Fatma Nur Esirci** 

## **Modules**

#### **XOR Gate**

This is not the xor gate provided by verilog, I implemented xor\_gate module using AND, OR and NOT gates. It's implemented according to this logical expression:

$$Q = (A.B') + (A'.B)$$

Gate cost: 2 AND + 1 OR + 2 NOT = 4 cost

Test bench results:

```
VSIM 4> step -current

# a: 0, b: 0, res: 0, time: 0

# a: 0, b: 1, res: 1, time: 20

# a: 1, b: 0, res: 1, time: 40

# a: 1, b: 1, res: 0, time: 60
```

## MUX 4:1

Logical expression:

$$x = A.S'_{1}.S'_{0}$$

$$y = B.S'_{1}.S_{0}$$

$$z = C.S_{1}.S'_{0}$$

$$w = D.S_{1}.S_{0}$$

$$Q = x + y + z + w$$

Gate cost: 4 AND(3 input) + 1 OR(4 input) + 2 NOT = 6 cost

Test bench results:

```
VSIM 4> step -current

# a: 0, b: 0, c: 0, d: 0, s0: 0, s1: 0, out: 0, time: 0

# a: 1, b: 0, c: 0, d: 0, s0: 0, s1: 0, out: 1, time: 20

# a: 0, b: 0, c: 0, d: 0, s0: 0, s1: 1, out: 0, time: 40

# a: 0, b: 1, c: 0, d: 0, s0: 0, s1: 1, out: 1, time: 60

# a: 0, b: 0, c: 0, d: 0, s0: 1, s1: 0, out: 0, time: 80

# a: 0, b: 0, c: 1, d: 0, s0: 1, s1: 0, out: 1, time: 100

# a: 0, b: 0, c: 0, d: 0, s0: 1, s1: 1, out: 0, time: 120

# a: 0, b: 0, c: 0, d: 1, s0: 1, s1: 1, out: 1, time: 140
```

#### 1-Bit ALU

Design is exactly the same as the one provided in the assignment sheet.

Gate cost: 1 XOR + 4 AND + 3 OR + 2 NOT + 1 MUX = 17 cost

Test bench results for **AND** operation:

```
VSIM 4> step -current

# a: 0, b: 0, c_in: 0, op: 000, result: 0, c_out=0

# a: 0, b: 0, c_in: 1, op: 000, result: 0, c_out=0

# a: 0, b: 1, c_in: 0, op: 000, result: 0, c_out=0

# a: 0, b: 1, c_in: 1, op: 000, result: 0, c_out=1

# a: 1, b: 0, c_in: 0, op: 000, result: 0, c_out=1

# a: 1, b: 0, c_in: 1, op: 000, result: 0, c_out=1

# a: 1, b: 1, c_in: 0, op: 000, result: 1, c_out=1

# a: 1, b: 1, c_in: 1, op: 000, result: 1, c_out=1
```

Test bench results for **OR** operation:

```
# a: 0, b: 0, c_in: 0, op: 001, result: 0, c_out=0
# a: 0, b: 0, c_in: 1, op: 001, result: 0, c_out=0
# a: 0, b: 1, c_in: 0, op: 001, result: 1, c_out=0
# a: 0, b: 1, c_in: 1, op: 001, result: 1, c_out=1
# a: 1, b: 0, c_in: 0, op: 001, result: 1, c_out=0
# a: 1, b: 0, c_in: 1, op: 001, result: 1, c_out=1
# a: 1, b: 1, c_in: 0, op: 001, result: 1, c_out=1
# a: 1, b: 1, c_in: 1, op: 001, result: 1, c_out=1
```

Test bench results for **ADD** operation:

```
# a: 0, b: 0, c_in: 0, op: 010, result: 0, c_out=0
# a: 0, b: 0, c_in: 1, op: 010, result: 1, c_out=0
# a: 0, b: 1, c_in: 0, op: 010, result: 1, c_out=0
# a: 0, b: 1, c_in: 1, op: 010, result: 0, c_out=1
# a: 1, b: 0, c_in: 0, op: 010, result: 1, c_out=0
# a: 1, b: 0, c_in: 1, op: 010, result: 0, c_out=1
# a: 1, b: 1, c_in: 0, op: 010, result: 0, c_out=1
# a: 1, b: 1, c_in: 0, op: 010, result: 1, c_out=1
```


Test bench results for **SUB** operation(not working properly):

```
# a: 0, b: 0, c_in: 0, op: 110, result: 1, c_out=0
# a: 0, b: 0, c_in: 1, op: 110, result: 0, c_out=1
# a: 0, b: 1, c_in: 0, op: 110, result: 0, c_out=0
# a: 0, b: 1, c_in: 1, op: 110, result: 1, c_out=0
# a: 1, b: 0, c_in: 0, op: 110, result: 0, c_out=1
# a: 1, b: 0, c_in: 1, op: 110, result: 1, c_out=1
# a: 1, b: 1, c_in: 0, op: 110, result: 1, c_out=0
# a: 1, b: 1, c_in: 1, op: 110, result: 0, c_out=1
```

Test bench results for **SLT** operation(not working properly):

```
# a: 0, b: 0, c_in: 0, op: 111, result: 1, c_out=0
# a: 0, b: 0, c_in: 1, op: 111, result: 1, c_out=1
# a: 0, b: 1, c_in: 0, op: 111, result: 0, c_out=0
# a: 0, b: 1, c_in: 1, op: 111, result: 0, c_out=0
# a: 0, b: 1, c_in: 1, op: 111, result: 0, c_out=0
# a: 1, b: 0, c_in: 0, op: 111, result: 1, c_out=1
# a: 1, b: 0, c_in: 1, op: 111, result: 1, c_out=1
# a: 1, b: 1, c_in: 0, op: 111, result: 1, c_out=0
# a: 1, b: 1, c_in: 1, op: 111, result: 1, c_out=1
```

## Wiring




As implemented in alu.v

## **ALU\_MSB(Most significant bit)**

The design of this module is exactly the same as 1-bit ALU but it has extra  $\mathbf{set}$  and  $\mathbf{V}$  outputs

Gate cost: 3 XOR + 4 AND + 3 OR + 2 NOT + 1 MUX = 26 cost



## 32-Bit ALU

32-Bit ALU consists of 31 1-Bit ALUs and 1 ALU MSB.

Gate cost: 31 ALU\_1bit + 1 ALU\_msb = 31x11 + 20 = 361 cost

Test bench results for AND operation:

#### Test bench results for **OR** operation:

## Test bench results for **ADD** operation:

### Test bench results for **SUB** operation(not working properly):

#### Test bench results for **SLT** operation(not working properly):

## Conclusion

Even though I implemented the exact same circuit provided for the 1-Bit ALU and alu\_msb(provided in lecture notes), the subtraction and set less than operations didn't work correctly, I managed to get correct results with a stand alone subtraction/slt modules but we were required to implement the exact same design so I scrapped those modules. In this design, there are 34 XOR gates, 256 AND gates 128 OR gates, 128 NOT gates are used. So total of 546 gates are used.