

# DIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 5

- ✓ SEQUENTIAL CIRCUITS
  - Asynchronous sequential circuits: Latches
  - Synchronous circuits: flip flops, counters, registers.
  - Testbench: Generating clock stimulus



#### ✓ COMBINATIONAL CIRCUITS

- In combinational circuits, the output only depends upon the present input values.
- There exist another class of logic circuits whose outputs not only depend on the present input values but also on the past values of inputs, outputs, and/or internal signal. These circuits include storage elements to store those previous values.
- The content of those storage elements represents the *circuit state*. When the circuit inputs change, it can be that the circuit stays in certain state or changes to a different one. Over time, the circuit goes through a sequence of states as a result of a change in the inputs. The circuits with this behavior are called *sequential circuits*.




Reconfigurable Computing Research Laboratory

#### **COMBINATIONAL CIRCUIT**



#### **SEQUENTIAL CIRCUIT**





## **✓ SEQUENTIAL CIRCUITS**




- Combinational circuits can be described with concurrent statements or behavioral statements.
- Sequential circuits are best described with sequential statements.
- Sequential circuits can either be asynchronous or synchronous. In VHDL, they are described with asynchronous/synchronous processes.
  - ✓ Basic asynchronous sequential circuits: Latches
  - ✓ Basic synchronous sequential circuits: flip flops, counters, and registers.
- Here, we cover the VHDL description of typical asynchronous and synchronous sequential circuits.







- **SR Latch**
- An SR Latch based on NOR gates:




- According to its truth table, the output can be assigned to either '0' or '1'. This circuit state ('0' or '1') is stored in the circuit when S=R='0'.
- FPGAs usually have trouble implementing these circuits as FPGAs are synchronous circuits.

#### • **SR Latch:** VHDL code



Reconfigurable Computing Research Laboratory




end bhv;

q <= qt; qn <= qnt;

S

#### SR Latch with enable



E	S	R	$Q_{t+1}$	Q <sub>t+1</sub>
0	Х	X	Qt	$\overline{Q_t}$
1	0	0	Qt	$\overline{Q_t}$
1	0	1	0	1
1	1	0	1	0
1	1	1	0	0

Note: If E = `0', the previous output is kept.




```
library ieee; Reconfigurable Computing Research Laboratory
use ieee.std logic 1164.all;
entity latch sr E is
 port ( s,r, E: in std logic;
        q, qn: out std logic);
end latch sr E;
architecture bhv of latch sr E is
  signal qt,qnt: std logic;
begin
  process (s,r,E)
  begin
    if E = '1' then
      if s='1' and r='0' then
         qt<='1'; qnt<='0';
      elsif s='0' and r='1' then
         qt<='0'; qnt <='1';
      elsif s='1' and r='1' then
         qt<='0'; qnt <= '0';
      end if:
    end if;
  end process;
```

q <= qt; qn <= qnt;

end bhv;

#### D Latch with enable





TIDIALY ICCC,				
<pre>use ieee.std_logic_1164.all;</pre>				
entity latch D is				
<pre>port ( D, E: in std_logic;</pre>				
q, qn: out std_logic);				
<pre>end latch D;</pre>				


E	D	Q <sub>t+1</sub>
0	X	Qt
1	0	0
1	1	1

```
architecture bhv of latch D is
  signal qt: std logic;
begin
  process (D,E)
  begin
    if E = '1' then
       qt <= d;
    end if;
  end process;
  q <= qt; qn <= not(qt);
end bhv;
```



#### Flip Flops


- Unlike a Latch, a flip flop only changes its outputs on the edge (rising or falling) of a signal called clock. A clock signal is a square wave with a fixed frequency.
- To detect a rising or falling edge, flip flops include an edge detector circuit. Input: a clock signal, Output: short duration pulses during the rising (or falling) clock edges. These pulses are then connected to the enable input in a Latch.
- For example, an SR flip flop is made out of: a SR Latch with an edge detector circuit. The edge detector generates enable signals during the during the rising (or falling) clock edges.





#### Flip Flops:

- Reconfigurable Computing Research Laboratory
- The edge detector circuit generates E='1' during the edge (rising or falling). We will work with circuits activated by either rising or falling edge. We will not work with circuits activated by both edges.
- An example of a circuit that detects a rising edge is shown below. The redundant NOT gates cause a delay that allows a pulse to be generated during a rising edge (or positive edge).





Reconfigurable Computing Research Laboratory

#### SR Flip Flop

```
entity ff sr is
                                   port ( s,r, clock: in std logic;
                                           q, qn: out std logic);
                 clock_O
clock_
                                  end ff sr;
                             Q
                                  architecture bhv of ff sr is
                        Negative
        Positive
                                    signal qt,qnt: std logic;
                      edge-triggered
      edge-triggered
                                  begin
                                    process (s,r,clock)
                                    begin
                  Positive-edge triggered if (clock'event and clock='1') then
                  Negative-edge triggered ——if (clock'event and clock='0') then
                                         if s='1' and r='0' then
                 R
                                            qt<='1'; qnt<='0';
                                         elsif s='0' and r='1' then
clock ↑
                  Е
          Edge
                                            qt<='0'; qnt <='1';
         Detector
                                         elsif s='1' and r='1' then
                                            qt<='0'; qnt <= '0';
                                         end if;
                                      end if;
                                    end process;
                                    q <= qt; qn <= qnt;
```

end bhv;

library ieee;

use ieee.std logic 1164.all;


library ieee;

use ieee.std logic 1164.all;




Reconfigurable Computing Research Laboratory

#### D Flip Flop



clock	D	Q <sub>t+1</sub>
	0	0
	1	1

```
entity ff d is
 port ( d, clock: in std logic;
        q, qn: out std logic);
end ff d;
architecture bhv of ff d is
  signal qt,qnt: std logic;
begin
  process (d, clock)
  begin
    if (clock'event and clock='1') then
       qt <= d;
    end if;
  end process;
  q \le qt; qn \le not(qt);
```




\* Note: Signal qt is needed. In VHDL, we cannot feedback an output (in this case q) as an input of the circuit OAKLANI



Reconfigurable Computing Research Laboratory


T Flip Flop





```
use ieee.std logic 1164.all;
entity ff t is
port ( t, clock: in std logic;
        q, qn: out std logic);
end ff t;
architecture bhv of ff t is
  signal qt,qnt: std logic;
begin
```

library ieee;




```
if (clock'event and clock='1') then
   if t = '1' then
    qt <= not(qt);</pre>
   end if;
end if;
```

process (t, clock)

end process;  $q \le qt$ ;  $qn \le not(qt)$ ; end bhv;



#### JK Flip Flop



clock	J	K	Q <sub>t+1</sub>
	0	0	Qt
	0	1	0
	1	0	1
	1	1	$\overline{Q_t}$

```
Reconfigurable Computing Research Laboratory
library ieee;
use ieee.std logic 1164.all;
entity ff jk is
 port ( s,r, clock: in std logic;
        q, qn: out std logic);
end ff jk;
architecture bhv of ff jk is
  signal qt,qnt: std logic;
begin
  process (j,k,clock)
  begin
    if (clock'event and clock='1') then
      if j='1' and k='1' then
          qt<= not(qt);</pre>
      elsif j='1' and k='0' then
          qt<='0';
      elsif j='0' and k='1' then
          qt<='1';
      end if;
    end if;
  end process;
  q <= qt; qn <= qnt;
```


end bhv;



# D Flip Flop with asynchronous inputs: clrn, prn

library ieee;

- clrn = '0' → q = '0'
  prn = '0' → q = '1'
- These inputs force the outputs to a value immediately.
- This is a useful feature if we want to initialize the circuit with no regards to the rising (or falling) clock edge




signal qt,qnt: std\_logic;
begin
 process (d,clrn,prn,clock)
begin
 if clrn = '0' then
 qt <= '0';
 elsif prn = '0' then
 qt <= '1';
 elsif (clock'event and clock='1') then
 qt <= d;
 end if;
 end process;
 q <= qt; qn <= not(qt);
end bhy;</pre>
OAKLAND

architecture bhv of ff dp is



D Flip Flop with enable and synchronous clear

This is a complete design that includes asynchronous inputs (prn, clrn) and synchronous inputs (E, sclr, D).



```
library ieee;
use ieee.std logic 1164.all;
entity dffes is
port ( d,clrn,prn,clk,E,sclr: in std logic;
        q: out std logic);
end dffes;
architecture bhy of dffes is
begin
  process (d,clrn,prn,E,clock)
  begin
    if clrn = '0' then q <= '0';
    elsif prn = '0' then q <= '1';</pre>
    elsif (clock'event and clock='1') then
       if E = '1' then
          if sclr = '1' then
              q \le '0';
          else
              q \le d;
          end if:
       end if;
    end if;
  end process;
end bhv;
```



#### Registers

- These are sequential circuits that store the values of signals.
   There exist many register types: registers to handle interruptions in a PC, microprocessor registers, pipelining registers, etc.
- n-bit Register: Storage element that can hold 'n' bits. It is a collection of 'n' D-type flip flops
- Register types:
  - Simple Register (with/without enable)
  - Shift register (with/without enable)

Serial input, parallel output

Serial input, serial output

 Parallel access shift register (parallel/serial input, parallel/serial output).



#### **✓ PARALLEL LOAD, PARALLEL OUTPUT**




Reconfigurable Computing Research Laboratory

8-bit register with enable and library ieee;

asynchronous

reset

```
use ieee.std logic 1164.all;
entity reg8 is
port (clock, resetn, E: in std logic;
 D: in std logic vector (7 downto 0);
  Q: out std logic vector (7 downto 0));
end reg8;
architecture bhv of reg8 is
begin
process (resetn, E, clock)
begin
  if resetn = '0' then
  Q <= (others => '0');
  elsif (clock'event and clock = '1') then
   if E = '1' then
     Q \leq D;
   end if;
  end if;
 end process;
end bhv;
```



#### **✓ PARALLEL LOAD, PARALLEL OUTPUT**



Reconfigurable Computing Research Laboratory

```
    n-bit register
with enable,
sclr and
asynchronous
reset
```

sclr: only considered if E = \1'

```
D D Q D E Sclr clock
```

```
PARAMETRIC CODE:

> my_rege.zip:
    my_rege.vhd,
    tb_my_rege.vhd
```

process (resetn, clock)
begin
 if resetn = '0' then Qt <= (others => '0');
 elsif (clock'event and clock = '1') then
 if E = '1' then
 if sclr='1' then Qt <= (others =>'0');
 else Qt <= D;
 end if;
 end if;
 end process;
 Q <= Qt;
end Behavioral;</pre>

#### **✓ TESTBENCH**



Reconfigurable Computing Research Laboratory


#### Generating clock stimulus

- A clock signal is an square wave with a fixed frequency. The Duty Cycle is usually 50%.
- The example shows a code snippet of the testbench for my\_reg3.vhd: An independent process is needed just to create the clock signal

```
constant T: time:= 10 ns;
  constant DC: real:= 0.5;
begin
  uut: my rege port map (clock=>clock,E=>E,
       resetn=>resetn,sclr=>sclr,D=>D,Q=>Q);
  clock process: process
  begin
    clock <='0'; wait for (T - T*DC);</pre>
    clock <='1'; wait for T*DC;</pre>
  end process;
  stim process: process
  begin
    wait for 100 ns;
    resetn <= '1'; wait for 2*T;
```

end process;

architecture bhv of tb my rege is




## ✓ REGISTER: Example



3-state buffers and 6-to-6 LUT

- LUT6-to-6: built by grouping six LUT6-to-1 in parallel. LUT6-to-1: made out of LUT4-to-1.
- Note that the port DATA can be input or output at different times.
   In VHDL, we use the **INOUT** data type to specify this.

• LUT6-to-6 contents: Any function of 6 input bits and 6 output bits can be pre-computed and stored in the LUT6-to-6. In the example, the function is  $OLUT = [ILUT^{0.95}]$ 



#### ✓ REGISTER: Example



3-state buffers and 6-to-6 LUT

 Data: 64 rows of 6 bits. Or 6 columns of 64 bits. The figure shows the entity VHDL portion of the system.

```
entity sysLUT6to6 is
  generic( data5: std logic vector(63 downto 0):=x"fffffc000000000";
           data4: std logic vector(63 downto 0):=x"fc00003ffffc0000";
           data3: std logic vector(63 downto 0):=x"03ff003ff003ff00";
           data2: std logic vector(63 downto 0):=x"83e0f83e0f83e0f0";
           data1: std logic vector(63 downto 0):=x"639ce739ce7398cc";
           data0: std logic vector(63 downto 0):=x"5a5296b5ad6a56aa");
   port (clk, resetn, OE: in std logic;
         data: inout std logic vector (5 downto 0));
end sysLUT6to6;
```

■ Testbench: The code shows that when DATA is output (OE=0), it > sysLUT6to6.zip:

MUST be assigned the value 'Z'.


```
sysLUT6to6.vhd,
resetn<='0'; DATA<="ZZZZZZ"; wait for 100 ns; my6to6LUT.vhd,
                                             my6to1LUT.vhd,
resetn<='1'; wait for T;
OE<='1'; DATA<="110001"; wait for 2*T;
                                             my5to1LUT.vhd,
OE<='0'; DATA<="ZZZZZZZ"; wait for 2*T;
                                             my4to1LUT.vhd,
OE<='1'; DATA<="100111"; wait for 2*T;
                                             my rege.vhd,
OE<='0'; DATA<="ZZZZZZZ"; wait for 2*T;
                                             tb sysLUT6to6.vhd
```

**Daniel Llamocca** 


### ✓ SHIFT REGISTER: Serial Input, Serial/ Parallel Output



n-bit right shift register:



#### n-bit left shift register:



#### PARAMETRIC CODE:

my\_shiftreg.zip: Generic n-bit left/right Shift Register
my\_shiftreg.vhd,
tb\_my\_shiftreg.vhd




#### **✓ PARALLEL ACCESS SHIFT REGISTER**




Reconfigurable Computing Research Laboratory

4-bit right parallel access shift register with enable:



4-bit left parallel Access shift register with enable:



#### PARAMETRIC CODE:


my\_pashiftreg.zip: Generic n-bit left/right Parallel Access Shift Register
my\_pashiftreg.vhd, tb my\_pashiftreg.vhd
OAK

# ✓ PARALLEL ACCESS SHIFT REGISTER

RECRLab

Reconfigurable Computing Research Laboratory

- Parallel/serial load
  - Parallel/serial output Shift to the right, 4 bits
- s\_l=1 -> Paralled load
  s l=0 -> Serial load
- 'din': serial input
- 'D': parallel input
- 'dout': serial output
- 'Q': parallel output



```
port (clock, resetn: in std logic;
         E, s l, din: in std logic;
         dout: out std logic;
         D: in std logic vector (3 downto 0);
         Q: out std logic vector (3 downto 0));
end pashreg4 right;
architecture bhv of pashreg4 right is
   signal Qt: std logic vector (3 downto 0);
begin
   process (resetn, clock, s 1, E)
   begin
      if resetn = '0' then Qt <= "0000";</pre>
      elsif (clock'event and clock = '1') then
         if E = '1' then
            if s l='1' then Qt \leq D;
            else
               Qt(0) \le Qt(1); Qt(1) \le Qt(2);
               Qt(2) \le Qt(3); Qt(3) \le din;
```

library ieee;

use ieee.std logic 1164.all;

end if;

 $Q \le Qt$ ; dout  $\le Qt(0)$ ;

end if;

end if;


end process;

end bhv;

entity pashreq4 right is

# ✓ PARALLEL ACCESS SHIFT REGISTER

- Parallel/serial load
   Parallel/serial output
   Shift to the right, 4 bits
- Use of VHDL for loop
- s\_1=1 -> Parallel loads\_1=0 -> Serial load
- 'din': serial input
- 'D': parallel input
- 'dout': serial output
- 'Q': parallel output





library ieee;
Reconfigurable Computing Research Laboratory
use ieee.std\_logic\_1164.all;
ontity\_pashrog4\_right is

entity pashreg4\_right is
port (clock, resetn: :

end pashreq4 right;

begin

end bhy:

port (clock, resetn: in std\_logic;
 E, s\_l, din: in std\_logic;
 dout: out std logic;

architecture bhv of pashreg4 right is

D: in std\_logic\_vector (3 downto 0);
Q: out std\_logic\_vector (3 downto 0));

signal Qt: std\_logic\_vector (3 downto 0);
begin
 process (resetn, clock, s\_1, E)

if resetn = '0' then Qt <= "0000";
elsif (clock'event and clock = '1') then
if E = '1' then</pre>

if s\_l='1' then Qt <= D;
else</pre>

gg: for i in 0 to 2 loop
 Qt(i) <= Qt(i+1);
 end loop;
 Qt(3) <= din;
end if;
end if;</pre>

end if;
end process;
Q <= Qt; dout <= Qt(0);
UNIVERSITY</pre>

Daniel Llamocca

#### ✓ PARALLEL ACCESS SHIFT REGISTER

Reconfigurable Computing Research Laboratory

library ieee; use ieee.std logic 1164.all;

entity pashreg4 left is

port (clock, resetn: in std logic;

E, s l, din: in std logic;

dout: out std logic;

D: in std logic vector (3 downto 0);

Q: out std logic vector (3 downto 0)); end pashreg4 left;

architecture bhv of pashreq4 left is signal Qt: std logic vector (3 downto 0); begin

process (resetn, clock, s 1, E)

begin if resetn = '0' then Qt <= "0000";</pre>

elsif (clock'event and clock = '1') then

if E = '1' then if s l='1' then  $Qt \leq D$ ;

else

 $Qt(3) \le Qt(2); Qt(2) \le Qt(1);$  $Qt(1) \le Qt(0); Qt(0) \le din;$ 

end if;

end if;

end process;

end if;


 $Q \le Qt$ ; dout  $\le Qt(3)$ ; end bhv;



■ s 1=1 -> Paralled load

s 1=0 -> Serial load

- 'din': serial input
- 'D': parallel input
- 'dout': serial output
- 'Q': parallel output



#### ✓ PARALLEL ACCESS SHIFT REGISTER

- library ieee;
- Reconfigurable Computing Research Laboratory
- use ieee.std logic 1164.all;
- entity pashreq4 left is
  - port (clock, resetn: in std logic; E, s l, din: in std logic;
- Parallel/serial output dout: out std logic; Shift to the **left**, 4 bits
  - D: in std logic vector (3 downto 0);
  - Q: out std logic vector (3 downto 0)); end pashreg4 left;

end if;


end if;

end bhv;

Use of VHDL for loop ■ s 1=1 -> Parallel load

Parallel/serial load

- s 1=0 -> Serial load
- 'din': serial input
- 'D': parallel input
- 'dout': serial output
- 'Q': parallel output



architecture bhv of pashreg4 left is signal Qt: std logic vector (3 downto 0); begin process (resetn, clock, s 1, E) begin if resetn = '0' then Ot <= "0000"; elsif (clock'event and clock = '1') then if E = '1' then if s l='1' then  $Qt \leq D$ ; else gg: for i in 1 to 3 loop

end loop;

 $Qt(0) \le din;$ 


end if; end process;  $Q \le Qt$ ; dout  $\le Qt(3)$ ;

 $Qt(i) \leq Qt(i-1);$ 



#### **Synchronous Counters**

- Counters are very useful in digital systems. They can count the number of occurrences of a certain event, generate time intervals for task control, track elapsed time between two events, etc.
- Synchronous counters change their output on the clock edge (rising or falling). Counters are made of flip flops and combinatorial logic. Every flip flop in a synchronous counter shares the same clock signal. The figure shows a 4-bit synchronous binary counter (0000 to 1111). A resetn signal is also included to initialize the count.



#### ✓ 4-bit binary counter with asynchronous active-low reset



Reconfigurable Computing Research Laboratory

- Count: 0 to  $2^4-1$  (once it gets to  $2^4-1$ , it goes back to 0)
- resetn: active-low signal that sets Q to 0 as soon as it is 0, with no

end my count4b;

- regards to the clock library ieee; use ieee.std logic 1164.all; VHDL code: The behavioral style is entity my count4b is preferred for counters port ( clock, resetn: in std logic; Q: out integer range 0 to 15); (instead of the
  - architecture bhv of my count4b is VHDL code: integer is used instead of begin std\_logic\_vector. The number of bits (4) is

resetn-

clock

**Daniel Llamocca** 

structural description).

begin if resetn = '0' then automatically computed.  $Qt \le 0;$ elsif (clock'event and clock='1') then Ot  $\leq$  Ot + 1; end if; end process; Q <= Qt; binary counter end bhv; 0 to 15

process (resetn, clock)

signal Qt: integer range 0 to 15;

#### ✓ 4-bit binary counter with enable and asynchronous active-low reset

library ieee;

begin



- Synchronous enable signal ('E'): Only considered on the rising clock edge.
- This is also called a counter modulo-15
- If Qt=1111, then  $Qt \leftarrow Qt+1$  results in Qt=0000 (since for 4 bits, 1111+1=0000)

This is true of any

**Daniel Llamocca** 

resetnclock

counter

modulo-15

use ieee.std\_logic\_1164.all; entity my count4b E is port ( clock, resetn, E: in std logic; Q: out integer range 0 to 15);

end my count4b E; architecture bhv of my count4b E is

signal Qt: integer range 0 to 15;

begin if resetn = '0' then Ot  $\leq 0$ ; binary counter (0 to  $2^{n}-1$ ) elsif (clock'event and clock='1') then

process (resetn, clock, E)

if E = '1' then  $Qt \le Qt + 1;$ end if; end if; end process; Q <= Qt; end bhv;

#### ✓ 4-bit binary counter with enable, asynchronous active-low reset and

library ieee;

end if;

0 <= 0t;


end bhv;

end process;



synchronous clear

- The signals `E' and thus they are only considered on the rising clock edge.
- If E=sclr=1 then Qt is set to 0.
- When Qt = 15, then  $Qt \leftarrow Qt+1$  will result in Qt = 0.



```
use ieee.std logic 1164.all;
                      entity my count4b E sclr is
'sclr' are synchronous, port (clock, resetn, E, sclr: in std_logic;
                               Q: out integer range 0 to 15);
                      end my count4b E sclr;
                      architecture bhv of my count4b E sclr is
                        signal Qt: integer range 0 to 15;
                      begin
                        process (resetn, clock, E)
                        begin
                          if resetn = '0' then
                              Ot \leq 0;
                          elsif (clock'event and clock='1') then
                              if E = '1' then
                                 if sclr = '1' then Qt <= 0;
                                 else
                                    Qt \le Qt + 1;
                                 end if;
                              end if;
```

# BCD (or modulo-10) counter with asynchronous active-low reset


library ieee;



- Count: 0 to 9 (4 bits)
- When Qt = 9, then
   Qt ← Qt+1 results in
   Qt = 0.

Note: This behavior  $(9 \rightarrow 0)$  must be explicitly specified.

 This is different from the 0-to-15 counter, where the behavior (15 → 0) was implicit.



```
use ieee.std_logic_1164.all;
entity my_bcd_count is
  port ( clock, resetn: in std_logic;
        Q: out integer range 0 to 15);
end my_bcd_count;

architecture bhv of my_bcd_count is
  signal Qt: integer range 0 to 15;
begin
  process (resetn,clock)
  begin
  if resetn = '0' then
        Qt <= 0;</pre>
```

if Qt = 9 then
 Ot <= 0;</pre>

 $Qt \le Qt + 1;$ 

else

end if;

Q <= Qt;

end bhv;

end process;

end if;

elsif (clock'event and clock='1') then

# modulo-13 counter with enable and asynchronous active-low reset



Count: 0 to 12 (4 bits) library ieee; use ieee.std

 Output `z': Asserted when count is 12. resetn

E

Q

4/

clock
z

Counter 0 to 12

0000 - 0001 - 0010 - ... - 1010 - 1011 - 1100 - 0000 - ...

architecture bhv of my\_mod13count is
 signal Qt: integer range 0 to 12);
begin
 process (resetn,clock,E)
 begin
 if resetn = '0' then Qt <= 0;
 elsif (clock'event and clock='1') then
 if E = '1' then
 if Qt=12 then Qt <= 0;
 else Qt <= Qt + 1;</pre>

end if;

end if;

end if;

end my mod13count;

my\_mod13count.zip:
my\_mod13count.vhd,
tb\_my\_mod13count.vhd.

end process;
Q <= conv\_std\_logic\_vector(Qt,4);
z <= '1' when Qt = 12 else '0'; OAKLAN
university
end bhv;</pre>

**Daniel Llamocca** 

# √ 4-bit synchronous up/down counter with asynchronous active-low reset




•  $ud = 0 \rightarrow down$ 

•  $ud = 1 \rightarrow up$ 

When Qt = 0000, then

 $Qt \leftarrow Qt-1 \text{ will result}$  in Qt = 1111



mybcd\_udcount.zip:
 mybcd\_udcount.vhd,
 tb\_mybcd\_udcount.vhd
 mybcd\_udcount.ucf

library ieee;
use ieee.std\_logic\_1164.all;

end my bcd ud count;

Ot  $\leq 0$ ;

architecture bhv of my\_bcd\_ud\_count is
 signal Qt: integer range 0 to 15;
begin
 process (resetn,clock,ud)
 begin
 if resetn = '0' then

if ud = '0' then
 Qt <= Qt - 1;
else
 Qt <= Qt + 1;
end if;
end if;</pre>

end process;
Q <= Qt;
end bhv;</pre>
OAKLANI
UNIVERSITY

elsif (clock'event and clock='1') then

Daniel Llamocca

## √ 4-bit Synchronous counter with



parallel load

Here, we use Q as a std\_logic\_vector. library ieee; Reconfigurable Computing Research Laboratory use ieee.std\_logic\_1164.all; use ieee.std\_logic\_unsigned.all; entity my lcount is

data: in std logic vector(3 downto 0);

port ( clock, resetn, load: in std logic;

resetn

load

data 4/
clock

counter

```
Q: out std logic vector(3 downto 0));
end my lcount;
architecture bhv of my lcount is
  signal Qt: std logic vector(3 downto 0);
begin
  process (resetn, clock, load)
  begin
    if resetn = '0' then
       Ot <= "0000";
    elsif (clock'event and clock='1') then
       if load = '1' then
          Qt <= data;
       else
          Qt \le Qt + "0001";
       end if;
```

end if;
end process;

 $Q \le Qt;$ 

end bhv;