


# DIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 4

- Hierarchical design: port-map, for-generate, ifgenerate.
- Examples: Adder, multiplier, ALU, Look-up Table.
- Introduction to Parametric Coding.





- It is the generalization of the Concurrent Description. The circuits are described via interconnection of its subcircuits. This subcircuits can be described in concurrent code and/or sequential code.
- **Example:** Multiplexor 2-to-1.



 This case is trivial, since the interconnection is realised via logic operators, but nevertheless it is an example of structural description.






Reconfigurable Computing Research Laboratory

Example: 4-to-16 decoder


- We can describe this decoder in an structured way based on 2-to-4 decoders.
- However, we can also describe the 4-to-16 decoder using the withselect statement.





- **Example:** DLX Processor
- In this type of systems, it is best to describe each component first, then assemble them to make the large system.
- We do not need to see such large system to realise the importance of the Structural Description.









- Many systems can be described entirely in one single block: we can use the behavioral description, and/or concurrent statements (with-select, when-else).
- However, it is advisable not to abuse of this technique since it makes: i) the code less readable, ii) the circuit verification process more cumbersome, and iii) circuits improvements less evident.
- The structural description allows for a hierarchical design: we can 'see' the entire circuit as the pieces it is made of, then identify critical points and/or propose improvements on each piece.
- It is always convenient to have basic building blocks from which we can build more complex circuits. This also allows building block (or sub-system) to be re-used in a different circuit.






- Example: 4-bit add/sub for numbers in 2's complement
- The circuit can be described in one single block. However, it is best to describe the Full Adder as a block in a separate file (full\_add.vhd), then use as many full adders to build the 4-bit adder.
- The place where we use and connect as many full adders as desired, and possibly add extra circuitry is called the 'top file' (my\_addsub.vhd). This creates a hierarchy of files in the VHDL project:









Full Adder: VHDL Description (fulladd.vhd):

```
library ieee;
use ieee.std logic 1164.all;
entity fulladd is
 port ( cin, x, y: in std logic;
        s, cout: out std logic);
end fulladd;
architecture struct of fulladd is
begin
  s <= x xor y xor cin;
  cout <= (x and y) or (x and cin) or (y and cin);</pre>
end struct;
```



Top file (my\_addsub.vhd): We need 4 full adders block and extra logic circuitry.

```
library ieee;
                    use ieee.std logic 1164.all;
                    entity my addsub is
                    port ( addsub: in std logic;
                            x,y: in std logic vector(3 downto 0);
                            s: out std logic vector(3 downto 0);
                            cout, overflow: out std logic);
In order to use the
                    end my addsub;
file 'fulladd.vhd'
into the top file, we architecture struct of my_addsub is
                      component fulladd
need to declare it in
                         port ( cin, x, y: in std logic;
                                                            We copy what
the top file:
                                                            is in the entity of
                                 s, cout: out std logic);
                                                            full add.vhd
                      end component;
                      signal c: std logic vector(4 downto 0);
                      signal yt: std logic vector(3 downto 0);
```

begin -- continued on next page





Reconfigurable Computing Research Laboratory

- Here, we:
  - Insert the required extra circuitry (xor gates and I/O connections).
  - Instantiate the full adders and interconnect them (using the port map statement)

```
-- continuation from previous page
c(0) <= addsub; cout <= c(4);
overflow <= c(4) xor c(3);

yt(0) <= y(0) xor addsub; yt(1) <= y(1) xor addsub;
yt(2) <= y(2) xor addsub; yt(3) <= y(3) xor addsub;


f0: fulladd port map(cin=>c(0),x=>x(0),y=>yt(0),s=>s(0),cout=>c(1));
f1: fulladd port map(cin=>c(1),x=>x(1),y=>yt(1),s=>s(1),cout=>c(2));
f2: fulladd port map(cin=>c(2),x=>x(2),y=>yt(2),s=>s(2),cout=>c(3));
f3: fulladd port map(cin=>c(3),x=>x(3),y=>yt(3),s=>s(3),cout=>c(4));
end struct;
```

OAKLAND UNIVERSITY.



Reconfigurable Computing Research Laboratory

- Use of 'port map' statement:
  - port map (signal in full adder => signal in top file, ...)
- Instantiating and connecting the first full adder:








Reconfigurable Computing Research Laboratory

Use of 'port map' statement:

```
port map (signal in full adder => signal in top file, ...)
```

• Instantiating and connecting the second full adder:








Use of 'port map' statement:

port map (signal in full adder => signal in top file, ...)

• Instantiating and connecting the third full adder:








wasanifanana canthanifa wasasian Espaisi

Use of 'port map' statement:

port map (signal in full adder => signal in top file, ...)

• Instantiating and connecting the fourth full adder:





#### ✓ FOR-GENERATE Statement



- In the 4-bit adder example, if we wanted to use say 8 bits, we would need to instantiate 8 full adders and write 8 port map statements.
- Instantiating components can be a repetitive task, thus the forgenerate statement is of great help here:

```
yt(0) \le y(0) xor addsub; yt(1) \le y(1) xor addsub;
yt(2) \le y(2) xor addsub; yt(3) \le y(3) xor addsub;
f0: fulladd port map(cin=>c(0), x=>x(0), y=>yt(0), s=>s(0), cout=>c(1));
f1: fulladd port map(cin=>c(1), x=>x(1), y=>yt(1), s=>s(1), cout=>c(2));
f2: fulladd port map(cin=>c(2), x=>x(2), y=>yt(2), s=>s(2), cout=>c(3));
f3: fulladd port map(cin=>c(3), x=>x(3), y=>yt(3), s=>s(3), cout=>c(4));
-- continuation from previous page
c(0) \le addsub; cout \le c(4);
overflow \leq c(4) \times c(3);
gi: for i in 0 to 3 generate
       yt(i) <= y(i) xor addsub;
       fi: fulladd port map(cin=>c(i),x=>x(i),y=>yt(i),s=>s(i),cout=>c(i+1));
    end generate;
end struct:
```

# ✓ INTRODUCTION TO PARAMETRIC CODING

use ieee.std logic 1164.all;

library ieee;

N-bit adder/ subtractor. We can choose the value of N in the entity.

The architecture code is tweaked so as to make it parametric.

```
entity my addsub is
                          generic (N: INTEGER:= 4);
                          port( addsub : in std logic;
                                x, y : in std logic vector (N-1 downto 0);
                                       : out std logic vector (N-1 downto 0);
                                overflow : out std logic;
                                         : out std logic);
                                cout
                        end my addsub;
                        architecture structure of my addsub is
                          component fulladd
                            port( cin, x, y : in std logic;
                                  s, cout : out std logic);
                          end component;
Example: Parametric N-bit
```

complement: > my addsub.zip: my addsub.vhd, fulladd. vhd tb my addsub.vhd, my addsub.xdc

adder/subtractor in 2's

```
signal c: std logic vector (N downto 0);
  signal yx: std logic vector (N-1 downto 0);
begin
  c(0) \le addsub; cout \le c(N);
  overflow \leq c(N) xor c(N-1);
  gi: for i in 0 to N-1 generate
        yx(i) \le y(i) xor addsub;
        fi: fulladd port map (cin=>c(i),x=>x(i),y=>yx(i),
                               s=>s(i),cout=>c(i+1));
      end generate;
end structure;
```

Reconfigurable Computing Research Laboratory

# ✓ INTRODUCTION TO PARAMETRIC CODING R Loo

- **Example**: N-bit adder/subtractor.
- Testbench: Use of 'for loop' inside the stimulus process to generate all possible input combinations.
- Parametric Testbench:
   It depends on N,
   which must match the hardware description

```
y<="0000"; x<="0000"; wait for 10 ns;
y<="0000"; x<="0001"; wait for 10 ns;
...
y<="0000"; x<="1111"; wait for 10 ns;
y<="0001"; x<="0000"; wait for 10 ns;
y<="0001"; x<="0001"; wait for 10 ns;
...
y<="0001"; x<="1111"; wait for 10 ns;
...</pre>
```

end:

```
library ieee;
                                   Reconfigurable Computing Research Laboratory
use ieee.std logic 1164.all;
use ieee.std logic arith.all; -- for conv std logic vector
entity tb my addsub is
  generic (N: INTEGER:= 4); -- must match the HW description
end tb my addsub;
architecture structure of my addsub is
   component my addsub -- Do not do 'generic map' in testbench
                    : in std logic;
     port( addsub
                     : in std logic vector (N-1 downto 0);
           x, y
                     : out std logic vector (N-1 downto 0);
           overflow,cout : out std logic);
   end component;
-- Inputs
  signal addsub: std logic:='0';
  signal x,y: std logic vector (N-1 downto 0):= others => '0');
-- Outputs
  signal overflow, cout: std logic;
  signal s: std logic vector (N-1 downto 0);
begin
  uut: my addsub port map (addsub, x, y, s, overflow, cout);
  st: process
  begin
    wait for 100 ns;
    addsub <= '0'; -- Pick '1' to test subtraction
    gi: for i in 0 to 2**N-1 loop
           y <= conv std logic vector(i,N);
           gj: for j in 0 to 2**N-1 loop
                 x <= conv std logic vector(j,N); wait for 10 ns;</pre>
               end loop;
        end loop;
    wait:
  end process;
```

## **✓ Example: 4-bit array multiplier**


a(1)



- Interesting example of structural description. By a (0) connecting full adders and AND gates, we build this array multiplier.
- We parameterize the circuit with 'if-generate', 'for-generate', and the use of arrays in VHDL.
- Testbench: we use conv\_std\_logic\_vector to specify input values

Parametric N-bit array multiplier:

> my mult.zip: my mult.vhd.vhd, fulladd.vhd tb my mult.vhd, my mult.xdc



# **✓ Example: Arithmetic Logic Unit**



ARTTHMETTC

UNTT

LOGIC UNIT

NOR

XOR

**XNOR** 

Reconfigurable Computing Research Laboratory

sel(3)

- This circuit executes two types of operations: logic (or bit-wise) and arithmetic.
- The arithmetic unit and the logic unit are described in different VHDL files.
- The arithmetic unit relies heavily on the parametric adder/subtractor unit.
- The VHDL code is parameterized so as to allow for two N-bit operands.
- The 'sel' inputs selects the operation to be carried on (as per the table).

ation to	$sel \frac{4}{4}$		
sel	Operation	Function	Unit
0 0 0 0	y <= a	Transfer 'a'	
0 0 0 1	y <= a + 1	Increment 'a'	
0 0 1 0	y <= a - 1	Decrement 'a'	
0 0 1 1	y <= b	Transfer 'b'	Arithmetic
0 1 0 0	$y \le b + 1$	Increment 'b'	ALICHMECIC
0 1 0 1	y <= b - 1	Decrement 'b'	
0 1 1 0	y <= a + b	Add 'a' and 'b'	
0 1 1 1	y <= a - b	Subtract 'b' from 'a'	
1 0 0 0	y <= NOT a	Complement 'a'	
1 0 0 1	y <= NOT b	Complement 'b'	
1 0 1 0	y <= a AND b	AND	
1 0 1 1	y <= a OR b	OR	Logic
1 1 0 0	y <= a NAND b	NAND	подто

 $v \le a NOR b$ 

 $v \le a XOR b$ 

y <= a XNOR b

my_alu_arith.vhd,
my_alu_logic.vhd,
my_addsub.vhd,
fulladd.vhd
tb_my_alu.vhd

> my alu.zip:


my alu.vhd,

**Daniel Llamocca** 

## **✓ Example: 6-to-6 LUT**



- The LUT contents (64 bytes ) are specified as a set of 6
   parameters. These 6 parameters are 'generics' in the VHDL code.
- Note that if the parameters are modified, we will get a different circuit that needs to be re-synthesized. In other words, the LUT contents are NOT inputs to the circuit.



my6to6LUT.zip: my6to6LUT.vhd, my6to1LUT.vhd, my5to1LUT.vhd,
my4to1LUT.vhd, tb\_my6to6LUT.vhd, my6to6LUT.ucf
OA