

# DIGITAL LOGIC DESIGN VHDL Coding for FPGAs Unit 8

#### **✓ PARAMETRIC CODING**

- Techniques: generic input size, for-generate, if-generate, conv\_integer.
- Custom-defined arrays, functions, and packages.
- Examples: vector mux, vector demux, vectordemux (2D input array), barrel shifter, 2D convolution kernel.



#### ✓ Techniques: Generic input size




Example: Tri-state buffer

Input data: N bits

Output data: N bits

Number of 3-state buffers required: N



```
library ieee;
use ieee.std logic 1164.all;
entity buffer tri is
 generic (N: INTEGER:= 4);
port ( OE: in std logic;
        A: in std logic vector (N-1 downto 0);
        F: out std logic vector(N-1 downto 0));
end buffer tri;
architecture bhv of buffer tri is
                                               buffer tri.zip:
begin
 with OE select
                                                  buffer tri.vhd,
      F \leq A \text{ when } '1',
                                                  tb buffer tri.vhd
           (others => 'Z') when others;
end bhv;
```

**Daniel Llamocca** 

#### ✓ Techniques: for-generate




Reconfigurable Computing Research Laboratory

Example: Binary to Gray Code converter

Input data: N bits

Output data: N bits

Number of XOR gates required: N-1



```
library ieee;
use ieee.std logic 1164.all;
entity bin2gray is
 generic (N: INTEGER:= 8);
 port ( B: in std logic vector(N-1 downto 0);
        G: out std logic vector(N-1 downto 0));
end bin2gray;
architecture bhv of bin2gray is
begin
  G(N-1) \le B(N-1);
  pg: for i in N-2 downto 0 generate
         G(i) \leq B(i) \times B(i+1);
      end generate;
end bhv;
```

#### **Generic Testbench:**

Parameter N used to generate all possible combinations

bin2gray.zip:
bin2gray.vhd,
tb bin2gray.vhd

OAKLAND UNIVERSITY.

# ✓ Techniques: conv\_integer

y <= D(conv integer(sel));</pre>



Reconfigurable Computing Research Laboratory

#### Example: MUX N-to-1

Input data: N bits. Output data: 1 bit

Number of selector bits: calculated using real functions.

The MUX output is selected via indexing.

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.math_real.log2;
use ieee.math_real.ceil;

entity muxNto1 is
   generic (N: INTEGER:= 8);
   port (D: in std_logic_vector (N-1 downto 0);
        sel:in std_logic_vector(integer(ceil(log2(real(N))))-1 downto 0);
        y: out std_logic);
end muxNto1;
```

muxNto1.zip:

muxNto1.vhd,

tb muxNto1.vhd

**Daniel Llamocca** 

end structure:

begin

#### ✓ Techniques: if-generate

COUNTER="JOHNSON"

my\_johnson\_counter

will be implemented.

 $\rightarrow$  only the block

Daniel Llamocca



- This is useful if we want to pick between different pieces of hardware. Only one hardware piece will be implemented.
- **Example**: **Johnson/Ring Counter**. At Synthesis, we select which counter is to be implemented. It can't be changed at running time.

```
library ieee;
use ieee.std logic 1164.all;
entity my johnson ring counter is
                                                        begin
  generic (COUNTER: STRING:="JOHNSON"; -- "RING"
           N: INTEGER:= 4);
                                                        jo: if COUNTER = "JOHNSON" generate
  port (clock, resetn, E: in std logic;
                                                             jc: my johnson counter generic map (N => N)
        Q: out std logic vector (N-1 downto 0));
                                                                 port map (clock=>clock,resetn=>resetn,E=>E,Q=>Q);
end my johnson ring counter;
                                                            end generate;
architecture Behavioral of my johnson ring counter is
                                                        ri: if COUNTER = "RING" generate
    component my johnson counter is
                                                             rc: my ring counter generic map (N => N)
       generic (N: INTEGER:= 4);
                                                                 port map (clock=>clock, startn=>resetn, E=>E, Q=>Q);
       port (clock, resetn, E: in std logic;
                                                            end generate;
             Q: out std logic vector (N-1 downto 0));
    end component;
                                                        end Behavioral;
    component my ring counter is
       generic (N: INTEGER:= 4);
       port (clock, startn, E: in std logic;
             Q: out std logic vector (N-1 downto 0));
    end component;
                                                                   my_johnson_ring_counter.zip:
                                         my_ring_counter
Here, the parameter
```

COUNTER

= "RING"

my\_johnson\_counter

COUNTER

= "JOHNSON"

my\_johnson\_counter.vhd,
my\_ring\_counter.vhd, dffe.vhd
tb\_my\_johnson\_ring\_counter.vhd



#### ✓ Techniques: if-generate



Reconfigurable Computing Research Laboratory

• **Example: Unsigned/signed Multiplier**. At Synthesis, we can select the representation of the operands: signed (2C), or unsigned. The representation cannot be altered at running time.

- Here, the parameter REP specifies how the operands are treated: unsigned/signed.
- REP = UNSIGNED: Unsigned multiplication
- **REP** = **SIGNED**: signed multiplication

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
use ieee.std logic arith.all;
entity my mult is
   generic (NA: INTEGER:= 4;
            NB: INTEGER:= 4;
            REP: STRING:= "SIGNED");
   port (A: in std logic vector (NA-1 downto 0);
         B: in std logic vector (NB-1 downto 0);
         P: out std logic vector (NA+NB-1 downto 0));
end my mult;
architecture structure of my mult is
begin
fa: if REP = "UNSIGNED" generate
          P <= unsigned(A) *unsigned(B);</pre>
    end generate;
fb: if REP = "SIGNED" generate
          P <= signed(A) *signed(B);
    end generate;
```

simple\_mult.zip: my\_mut.vhd, tb\_my\_mult.vhd

end structure;


### ✓ Custom-defined arrays



- VHDL allows for custom-defined data types, like custom arrays:
- They are defined in the architecture. Here, N, B, M are constants.
- Linear Array of vectors: It can also be seen as a 2D array of bits.

type chunk is array (N-1 downto 0) of std\_logic\_vector (B-1 downto 0);

signal data: chunk;




Matrix of Vectors: It can also be seen as a 3D array of bits.

type chunk2D is array (N-1 downto 0, M-1 downto 0) of std\_logic\_vector (B-1

downto 0);

signal vf: chunk2D;



 Unconstrained array type: The signal definition will constrain the array type chunk is array (natural range <>) of std\_logic\_vector (B-1 downto 0); signal data: chunk(N-1 downto 0);



#### ✓ Custom-defined arrays



Reconfigurable Computing Research Laboratory

**Example: Vector mux:** Input: N×B bits. For simplicity, we convert the input into an N-element array of B bits per element: Di

```
library IEEE;
                                                                      B bits
use IEEE.STD LOGIC 1164.ALL;
                                            NxB bits
                                                                      Di(0)
use ieee.std logic arith.all;
                                             Di(1)
                                                          Di(N-1)
                                     Di(0)
                                                                      Di(1)
use ieee.math real.log2;
                                                                 N vectors
use ieee.math real.ceil;
                                     B bits
                                                                      Di(N-1)
entity vectormux is
  generic (B: INTEGER:= 8; -- bitwidth of each input
                                                                  Di(1)(B-1)
           N: INTEGER:= 16); -- number of inputs
    port (D: in std logic vector (B*N -1 downto 0);
         sel: in std logic vector (integer(ceil(log2(real(N))))-1 downto 0);
           F: out std logic vector (B-1 downto 0));
end vectormux;
architecture structure of vectormux is
   type chunk is array (N-1 downto 0) of std logic vector (B - 1 downto 0);
   signal Di: chunk;
begin
-- Converting std logic vector to chunk:
st: for i in 0 to N-1 generate
        Di(i) \le D(B*(N-i) -1 \text{ downto } B*(N - (i+1)));
    end generate;
    F <= Di(conv integer(unsigned(sel))); -- Di: array, --> MUX easily described
    -- either unsigned(sel) or use ieee.std logic unsigned.all
end structure;
```

#### ✓ Custom-defined arrays

END;



- Reconfigurable Computing Research Laboratory **Example: Vector MUX**  $\rightarrow$  **Generic testbench.**
- Arrays can be displayed in the Simulation Window.

```
ENTITY tb vectormux IS
                                                                               vectormux.zip:
                      generic (B: INTEGER:= 8;
      They must match those of
        vectormux.vhd
                                N: INTEGER:= 16);
                                                                                   vectormux.vhd,
                      end tb vectormux;
                                                                                   tb vectormux.vhd
                      ARCHITECTURE behavior OF tb vectormux IS
                          component vectormux
                              port (D: in std logic vector (B*N -1 downto 0);
                                      sel: in std logic vector (integer (ceil(log2(real(N)))) -1 downto 0);
                                      F: out std logic vector (B-1 downto 0));
                          end component;
                          signal D: std logic vector(B*N-1 downto 0);
                          signal sel: std logic vector ( NSEL -1 downto 0):= (others => '0');
                          signal F: std logic vector (B-1 downto 0);
    For easy data feeding, we define
                          type chunk is array (N-1 downto 0) of std logic vector (B-1 downto 0);
      arrays inside the testbench
                          signal Dv: chunk;
                      begin
                      -- Converting std logic vector to chunk:
                      st: for i in 0 to N-1 generate
  Each element Dv(i) of array Dv
                              D(B*(N-i) -1 downto B*(N - (i+1))) \le Dv(i);
     is assigned to vector D
                          end generate;
                         uut: vectormux port map (D, sel, F);
                         tb : PROCESS
                          BEGIN
                            bi: for i in 0 to N - 1 loop
                                   bj: for j in 0 to N-1 loop
                                          sel <= conv std logic vector (j, NSEL);
                    Instead of input D, we
                                        Dv(j) <= conv std logic vector (i*N +j,B); wait for 20 ns;</pre>
                    provide data as Dv(i):
                                        end loop;
                                end loop;
                              wait;
                          END PROCESS tb:
Daniel Llamocca
```

#### **✓** Custom arrays and functions

Daniel Llamocca



Reconfigurable Computing Research Laboratory

- Example: Vector demux: We use a custom function myconv\_integer(data).
- Function: Subprogram that computes a result to be used in expressions.


```
entity vectordemux is
  generic (B: INTEGER:= 8; -- bitwidth of each output
            N: INTEGER:= 16); -- number of outputs
    port (F: out std logic vector (B*N -1 downto 0);
          sel: in std logic vector (integer(ceil(log2(real(N))))-1 downto 0);
           D: in std logic vector (B-1 downto 0));
end vectordemux;
                                                          unconstrained array:
                                                    No need to know the exact width
architecture structure of vectormux is
    function myconv integer (data: in std logic vector) return integer is
        variable result: integer := 0;
    begin
        for i in data range loop -- Loop thru all bits
                                                                   It does the same job
             if data(i) = '1' then
                                                               as conv_integer(unsigned(data))
                 result:= result + 2**i;
             end if:
                                                               It does simple data conversion, it
                                                                DOES NOT represent a circuit
        end loop;
        return result;
    end function myconv integer;
   type chunk is array (N-1 downto 0) of std logic vector (B - 1 downto 0);
   signal Fi: chunk;
```

#### **✓** Custom arrays and functions



Reconfigurable Computing Research Laboratory

- **Example: Vector demux:** Input has B bits. For simplicity, we define the output data as an N-element array of B bits per element: Fi.
- Array slicing: We can assign Fi(1)(2), Fi(1)(3 downto 0).





- Packages: We can define custom data types, functions, and components.
  - We can define arrays of vectors and use them in any design file.
     However, the size of the array and of the elements is fixed:
     type myar is array (7 downto 0) of std\_logic\_vector (3 downto 0);
  - Generic data types are not allowed in VHDL-1993: type myar is array (N-1 downto 0) of std\_logic\_vector (B-1 downto 0); We cannot define this in a package file as N and B are unknown.
  - We can define unconstrained arrays (1D, 2D) of a bit or a fixed bitwidth: type u1D is array (natural range <>) of std\_logic\_vector (3 downto 0);
     type u2D is array (natural range <>>, natural range <>>) of std\_logic\_vector (7 downto 0);
     When we use these datatypes in a design file, we define the array size: generic (N: integer:= 16);
     port (data\_in: u1D (N-1 downto 0)); → This is an array of N 4-bit vectors
     This is useful, but the data type u1D still has fixed-size (4-bit) elements.
  - Special custom array (std\_logic\_2d) 2D array of one bit. This allows us to use this data type in any design file and to pass 2D generic data:

type std\_logic\_2d is array (natural range <>, natural range <>) of std\_logic; OAKLAND
Daniel Llamocca



Reconfigurable Computing Research Laboratory

- Example: Vector Mux 2D with std\_logic\_2d:
- Package file: pack\_xtras.vhd, here we define: the datatype std\_logic\_2d, the function ceil\_log2(), and two hardware components.
  - With std\_logic\_2d, we can have a generic vector mux with a 2D input.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic arith.all;
package pack xtras is
 type std logic 2d is array (natural RANGE <>, NATURAL RANGE <>) of std logic; --> Custom datatype definition
 function ceil_log2(dato: in integer) return integer; ——— Custom function declaration
  component dffe
     port ( d, clk, ena : in STD LOGIC;
                                                   Components 'dffe' and 'my_rege' declaration:
          clrn,prn: in std logic:= '1';
                                                  These files must exist in the project if we plan
          q : out STD LOGIC);
  end component;
                                                             to use these components.
                                                 When using the package 'pack_xtras', there is no
  component my rege
     generic (N: INTEGER:= 4);
                                                     need to declare these components in the
     port (clock, resetn, E, sclr: in std logic;
           D: in std logic vector (N-1 downto 0);
                                                               architecture portion.
           Q: out std logic vector (N-1 downto 0));
  end component;
end package pack xtras;
package body pack xtras is
   function ceil log2 (dato: in integer) return integer is
     variable i, valor: integer;
   begin
                                                                  Function description.
     i:= 0; valor:= dato;
     while valor /= 1 loop
                                                            This function computes the result
       valor := valor - (valor/2);
       i := i + 1;
                                                                    at synthesis time.
     end loop;
     return i;
```



end function ceil log2;



Di \_ B bits

Di(1)(B-1)

ź

Di(0)

Di(1)

Di(N-1)

Reconfigurable Computing Research Laboratory

- **Example: Vector Mux 2D with std\_logic\_2d:**
- **Array Slicing** with std\_logic\_2d: not possible, we can only assign one bit at a time: D(1,B-1).

```
we convert to array for
library IEEE;
                                                         easier manipulation
                                              B bits
use IEEE.STD LOGIC 1164.ALL;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
                                      N bits
library work;
use work.pack xtras.all;
                                         D(1,B-1)
entity vectormux2d is
  generic (B: INTEGER:= 8; -- bitwidth of each input
           N: INTEGER:= 16); -- number of inputs
    port (D: in std logic 2d (N-1 downto 0, B-1 downto 0);
         sel: in std logic vector (ceil log2(N)-1 downto 0);
           F: out std logic vector (B-1 downto 0));
end vectormux2d;
architecture structure of vectormux2d is
  type chunk is array (N-1 downto 0) of std logic vector (B-1 downto 0);
  signal Di: chunk;
begin
-- Converting std logic 2d to chunk:
st: for i in 0 to N-1 generate
      sk: for j in 0 to B-1 generate
             Di(i)(j) \le D(i,j);
          end generate;
    end generate;
    F <= Di(conv integer(unsigned(sel)));</pre>
end structure;
```

vectormux2d.zip: vectormux2d.vhd, tb vectormux2d.vhd pack\_xtras.vhd






Reconfigurable Computing Research Laboratory

- **Example: Barrel shifter**: It uses: custom arrays  $X_1$ ,  $X_r$  (N N-bit vectors), and the ceil\_log2() function defined in pack\_xtras.vhd.
  - Parameters: N, SHIFTTYPE: ARITHMETIC, LOGICAL, ROTATION.
  - Ports: idata/odata [N-1...0], dir (shift direction), dist: # of bits to shift.

| N = 8 |          |          | result[70] |          |  |          |   |
|-------|----------|----------|------------|----------|--|----------|---|
| dir   | dist[20] | data[70] | ARITHMETIC | LOGICAL  |  | ROTATION |   |
| 0     | 0 0 0    | abcdefgh | abcdefgh   | abcdefgh |  | abcdefgh |   |
| 0     | 0 0 1    | abcdefgh | bcdefgh0   | bcdefgh0 |  | bcdefgha |   |
| 0     | 0 1 0    | abcdefgh | cdefgh00   | cdefgh00 |  | cdefghab | d |
| 0     | 0 1 1    | abcdefgh | defgh000   | defgh000 |  | defghabc |   |
| 0     | 1 0 0    | abcdefgh | efgh0000   | efgh0000 |  | efghabcd |   |
| 0     | 1 0 1    | abcdefgh | fgh00000   | fgh00000 |  | fghabcde |   |
| 0     | 1 1 0    | abcdefgh | gh000000   | gh000000 |  | ghabcdef |   |
| 0     | 1 1 1    | abcdefgh | h0000000   | h0000000 |  | habcdefg |   |
| 1     | 0 0 0    | abcdefgh | abcdefgh   | abcdefgh |  | abcdefgh |   |
| 1     | 0 0 1    | abcdefgh | aabcdefg   | Oabcdefg |  | habcdefg |   |
| 1     | 0 1 0    | abcdefgh | aaabcdef   | 00abcdef |  | ghabcdef |   |
| 1     | 0 1 1    | abcdefgh | aaaabcde   | 000abcde |  | fghabcde |   |
| 1     | 1 0 0    | abcdefgh | aaaaabcd   | 0000abcd |  | efghabcd |   |
| 1     | 1 0 1    | abcdefgh | aaaaaabc   | 00000abc |  | defghabc |   |
| 1     | 1 1 0    | abcdefgh | aaaaaaab   | 000000ab |  | cdefghab |   |
| 1     | 1 1 1    | abcdefgh | aaaaaaaa   | 0000000a |  | bcdefgha |   |



#### mybarrelshift.zip: mybarrelshift.vhd, tb\_mybarrelshift.vhd pack\_xtras.vhd OAK

Daniel Llamocca

#### **✓** Example: Convolution Kernel



Reconfigurable Computing Research Laboratory

This example uses parameterization (if-generate, for-generate)

custom arrays, 2D vector arrays.


Convolution Size: NxN


Parameters: N, B, C, REP (unsigned/signed).

Ports: Di, Hi, F. Di: std\_logic\_2d of size N<sup>2</sup>xB, Hi: std\_logic\_2d of size N<sup>2</sup>xC.

I/O Delay:  $\lceil \log_2 N^2 \rceil + 2$  clock cycles

- Components: an input register array, an array of multipliers, and an adder tree.
- The figure shows a 3x3 (N=3) case:
- For easier manipulation, Di, Hi are turned into 2D vector arrays:





myconv2.zip: myconv2.vhd, my\_rege.vhd, dffe.vhd, adder\_tree.vhd, my\_addsub.vhd, fulladd.vhd tb\_myconv2.vhd

pack xtras.vhd

OAKLANI UNIVERSITY.