4 × Input / Output

CLB 8 × LUT4 + FF

EG 4 × 32 bit, 2r1w

MAC 8 bit \cdot 8 bit + 20 bit

BRAM 32 × 256 bit, 1rw1r

ADC 12 bit SAR-ADC

DAC 8 bit R-DAC

TERM Termination

NULL No tile

NULL	TERM												
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	BRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB		CLB	CLB	CLB	
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	BRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB		CLB	CLB	CLB	
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	ВКАМ
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB		CLB	CLB	CLB	
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	BRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	M	CLB	CLB	CLB	BR
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	M	CLB	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	BRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB		CLB	CLB	CLB	
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	BRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB		CLB	CLB	CLB	
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB	MAC	CLB	CLB	CLB	BRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	CLB	CLB		CLB	CLB	CLB	
NULL	TERM	TERM	TERM	TERM	ADC	ADC	DAC	DAC	TERM	TERM	TERM	TERM	TERM