	Reg	Write	ALUSic	ALUopera	ation Memwr	ite Me	mRead	Memto Reg		
	t	rue	0	"and"	fals	ie -	Talse	0		
	MemRead无论选择什么值,指令都能规行									
	(4.1.2) Re	gisters. A	ALU, ALL	Jsrc mux, M	em To Rec	g mux			
	(4.1.3) 所有笔描自输出, DataMemory 和 ImmGen 的输出没被用到,									
T4.3	(4.3.1) Load和Store指令(共35%);									
	(4.3.2	-) Fri	有指令 (井	ŧ1∞%);						
	(4.3.3) 除R-type外的所有指令(共76%),									
	(4.3.4) 也在产生一个输出,但不需要时会被忽略,									
T4.5	(4:5.1)		Uop: U Control	00 lines: 00	10					
	(4.5.2	新	地址为: 月	PC+4						
		PC	~>PC+4-	→ branch mu	×					
	(4.5.3)	Inpi	ut			OL	itput		
		ALU	src Reg	(x12) and 0	x00000000000	00014	0×0000000	0000000014		
		MemTo	To Reg Rg [X13]+OX14 and (undefined)				(undefined)			
		Brani	ch PC	t4 and PC	-+0x28					

	(454)	ALU: Reg(x PC+4: PC a	13] and 0.00000000000000000000000000000000000
			and 0x000000000000023
	(4.5.5)	Read register 1	: OXI3
		Read register 2	· OXIZ
		Write register	r: 0x0
		Write data:	don't-care
		Reg Write:	false
T4.7	(4.7.	30+250+150	0+25+200+25+20=700ps
	(4.7.2)	30+250+150	0+25+200+250+25+20=950ps
	[4.7.3]	30+250+15	0+200+25+250 = 915 ps
	(47.4)	30 +250 + 150	0+25+200+5+25+20 =705 ps
	(4:7.5)	30+250+15	0+25+200+25+20=700ps
	(4.7.6)	为950ps	
T4.1	0 (4·10.1) 增加的寄存器 : 0·12 × (0·25+ 占所有指令的4· 加速比为: 智		94.2%
	(4:10.2) 性能提升3%;		%;CPU成本增加4.4%
	(4.10.3) 任何情况炎	吓酱 。
T4.		4.15.リ カ75	
14.			
			,
			/Stores 的微量;
	(4.15.4) 我认	为旧的更好