

### **Security research**

Tamara Rezk

lnría

C3 Monday, September 26th

### Previous lesson:

Vulnerability Finding training (Capture the Flag)

goal: get basis on tools and manual vulnerability discovery

### Today:

Study of a class of attacks disclosed in early 2018

**Transient Execution Attacks** 



**ACTUALITÉS** ~

ÉCONOMIE ~

VIDÉOS ~

**DÉBATS** ~

CULTURE ~

LE GOÛT DU MONDE V

**SERVICES** ~

#### **PIXELS**










### Meltdown et Spectre, les deux failles critiques découvertes dans la plupart des processeurs

Smartphones, serveurs de « cloud » ou ordinateurs, une grande partie des appareils informatiques sont vulnérables à ces attaques exploitant des défauts dans les puces.

Par wartin Untersinger

Publié le 05 janvier 2018 à 05h25 • Mi à jour le 05 janvier 2018 à 12h53 • Ō Lecture 4 min.



#### int

```
crypto_secretbox_xsalsa20poly1305( unsigned char *c,
                                 const unsigned char *m,
                                 unsigned long long men,
                                 const unsigned char *n,
                                 const unsigned char *k) {
         int i;
         if (mlen < 32) {
             return -1;
          crypto_stream_xsalsa20_xor(c, m, mlen, n, k);
          crypto_onetimeauth_poly1305( c + 16, c + 32, mlen -
         32, c);
         for (i = 0; i < 16; ++i) {
                c[i] = 0;
          return 0;
```

#### int

```
crypto_secretbox_xsalsa22201305( unsigned char *c,
                                const unsigned char *m,
                                unsigned lyng long men,
                                const unsigned char *n,
                                colst un signed char *k) {
         int i;
         if (men : 32) {
         }
         crypto_treem_xals 20 m; m, mlen, n, k);
         crypto_onetimeauth_poly1305( c + 16, c + 32, mlen -
         32, c);
```

Made visible on January, 3rd 2018 Almost every computer system affected

Made visible on January, 3rd 2018 Almost every computer system affected

Made visible on January, 3rd 2018
Almost every computer system affected

constant-time

Made visible on January, 3rd 2018
Almost every computer system affected

constant-time

Made visible on January, 3rd 2018

Almost every computer system affected



• cache side-channels attacks

Made visible on January, 3rd 2018

Almost every computer system affected



• cache side-channels attacks


Made visible on January, 3rd 2018

Almost every computer system affected



• cache side-channels attacks


```
b = secretKey[i];
s = table[b];
//. . .
```



```
b = secretKey[i];

s = table[b];


//. . .
```



```
b = secretKey[i];

s = table[b];

//. . .
```




```
b = secretKey[i];


s = table[b];

//. . .
```


### Leaks secretKey!




```
b = secretKey[i];
s = table[b];
//. . .
```




```
b = secretKey[i];
s = table[b];
//. . .
```



```
b = secretKey[i];
s = table[b];
//. . .
```




. . .



```
b = secretKey[i];
s = table[b];
//. . .
```


#### Cache


| addr    | data |
|---------|------|
| •••     |      |
| table+b | X    |
|         |      |
|         |      |



```
b = secretKey[i];
s = table[b];
//. . .
```

#### Cache






```
b = secretKey[i];
s = table[b];
//. . .
```

#### Cache

| addr                  | data |
|-----------------------|------|
| •••                   |      |
| table+ <mark>b</mark> | X    |
| •••                   |      |
|                       |      |




```
b = secretKey[i];
s = table[b];
//. . .
```

#### Cache

| addr    | data |
|---------|------|
| •••     |      |
| table+b | Х    |
|         |      |
|         |      |

| table[n] | access time |
|----------|-------------|
| 0        | slow        |
|          | slow        |
| b        | fast        |
| •••      |             |



```
b = secretKey[i];
s = table[b];
//. . .
```

#### Cache

| addr                  | data |
|-----------------------|------|
| •••                   |      |
| table+ <mark>b</mark> | Х    |
|                       |      |
| •••                   |      |

| table[n] | access time |  |
|----------|-------------|--|
| 0        | slow        |  |
|          | slow        |  |
| b        | fast        |  |
|          |             |  |

```
b = secretKey[i];
s = table[b];
//. . .
```

#### Cache

| addr    | data |
|---------|------|
| •••     |      |
| table+b | Х    |
| •••     |      |
| •••     |      |

|              | access time | table[n] |  |
|--------------|-------------|----------|--|
|              | slow        | 0        |  |
|              | slow        |          |  |
| recently acc | fast        | b        |  |
|              |             |          |  |

```
b = secretKey[i];
s = table[b];
//. . .
```

#### Cache

| addr    | data |
|---------|------|
| •••     |      |
| table+b | Х    |
|         |      |
|         |      |

| table[n] | access time |                       |
|----------|-------------|-----------------------|
| 0        | slow        |                       |
|          | slow        |                       |
| b        | fast        | recently accessed     |
|          |             | Attacker gets value b |

```
b = secretKey[i];
s = table[b];
//. . .
```

| table[n] | access time |
|----------|-------------|
| 0        | slow        |
|          | slow        |
| b        | fast        |
|          |             |
|          |             |

[Lucky thirteen: Breaking the TLS and DTLS record protocols. IEEE S&P 2013]



Prevention against cache side-channel attacks

Prevention against cache side-channel attacks

Secrets must not influence ...

Prevention against cache side-channel attacks

Secrets must not influence ...

Control flow

Prevention against cache side-channel attacks

Secrets must not influence ...

Control flow

Prevention against cache side-channel attacks

Secrets must not influence ...

- Control flow
- Memory accesses

#### Prevention against cache side-channel attacks

Secrets must not influence ...

- Control flow
- Memory accesses Array indices

| table[n] | access time |
|----------|-------------|
| 0        | slow        |
| 1        | slow        |
| 2        | fast        |
|          |             |


No secrets in cache!



These constant-time programming rules fail to account on how modern processors process instructions!!




### **Stages**



1.rb = load [40+ra]




### **Stages**




1.rb =load [40+ra]








### **Stages**




16






















### **Pipelining stages**



Instructions\*/Cycles 1 2 3


```
1.rb = load [40+ra]
```

2.rc= load [44+rb]

3.rd= load [41+rc]



### **Pipelining stages**




Instructions\*/Cycles 1 2 3

```
1.rb =load [40+ra]
2.rc= load [44+rb]
3.rd= load [41+rc]
```



### **Pipelining stages**




1.rb =load [40+ra]


2.rc= load [44+rb]

3.rd= load [41+rc]


























### What happens with the pipeline when there is a branch instruction?



### Pipelining stall on branch


| FETCH | DECODE | EXECUTE |  |
|-------|--------|---------|--|
|       |        |         |  |

Instructions\*/Cycles \_\_\_\_\_1 \_\_\_2 \_\_\_\_3

```
1.rb =load [ra+40]
2.br (rb<4) 3 5
3.rd= load [rc+41]
4. ...</pre>
```



### Pipelining stall on branch



```
1.rb =load [ra+40]


2.br (rb<4) 3 5

3.rd= load [rc+41]

4. ...
```



### Pipelining stall on branch






### **Branch predictor**







### **Branch predictor**























































Transient speculative execution and rollback




After rollback, speculative execution is reverted: all wrong computation is thrown away




Small detail: Cache state is not reset!!





```
Registers
                                     addr
                                            data
ra = 9
      1.br (ra<4) 2 4
Memory
      2.rb= load [40+ra]
Instruction
      3.rc= load [44+rb]
   2.rb=
   3.rc=
   5. . . .
```





```
1.br (ra<4) 2 5
2.rb= load [40+ra]
3.rc= load [44+rb]
4. . . .
5. . . .</pre>
```

















### Cache




### Cache







#### Cache



#### Cache



#### Cache



4. . . .

# Overview


Transient execution attacks: bring you up to speed with Spectre v1

2022: Different variants and their defenses

Open challenges in the area

#### Transient execution attacks

### Different variants



### LIV machine clears-family


A Systematic Evaluation of Transient Execution Attacks and Defenses, Canella et al., Usenix Security 2019 <a href="https://transient.fail/">https://transient.fail/</a>

LVI: Hijacking Transient Execution through Microarchitectural Load Value Injection, Van-Bulck et al., S&P 2020

Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks, Ragab et al., Usenix Security 2021


#### Transient execution attacks

### Different variants




A Systematic Evaluation of Transient Execution Attacks and Defenses, Canella et al., Usenix Security 2019 <a href="https://transient.fail/">https://transient.fail/</a>

## Threat models: mistraining strategies



A Systematic Evaluation of Transient Execution Attacks and Defenses, Canella et al., Usenix Security 2019 <a href="https://transient.fail/">https://transient.fail/</a>


## 2022: Selected widely-used defenses




#### Transient execution attacks

### 2022: Do these defenses work?







Hunting the haunter - efficient relational symbolic execution for Spectre with Haunted Relse L. Daniel, S. Bardin, and T. Rezk NDSS 2021



Spectre Declassified: Reading from the Right Place at the Wrong Time Shivakumar, Barnes, Barthe, Cauligi, Chuengsatieansup, Genkin, O'Connell, Schwabe, Sim, Yarom eprint 2022




Branch History Injection: On the Effectiveness of Hardware Mitigations Against Cross-Privilege Spectre-v2 Attacks E.Barberis, P.Frigo, M.Muench, H.Bos, C.Giuffrida Usenix Security 2022



Spring: Spectre Returning in the Browser with Speculative Load Queuing and Deep Stacks J.Wikner, C.Giuffrida, H.Bos, K.Razavi WOOT 2022

#### Transient execution attacks

## 2022: Selected widely-used defenses



# Open challenges

- 1. Attacks: LIV machine clears-based
- 2. Defenses: More comprehensive formal threat models
- 3. Hardware: New microarchitectures and new contracts

## Attacks: LIV machine clears-based

Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks

H.Ragab, E.Barberis, H.Bos, C.Giuffrida Usenix Security 2021

Self-Modifying Code Machine Clear

Floating-Point Machine Clear

**Memory Ordering Machine Clear** 

Memory Disambiguation Machine Clear

## Attacks: LIV machine clears-based

Rage Against the Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks

H.Ragab, E.Barberis, H.Bos, C.Giuffrida Usenix Security 2021

Which new attacks based on LIV machine clears are there?

Self-Modifying Code Machine Clear

Floating-Point Machine Clear

**Memory Ordering Machine Clear** 

Memory Disambiguation Machine Clear

## Defenses: More comprehensive formal threat models

Understanding microarchitectural vulnerabilities and countermeasures

Frank Piessens - Keynote IEEE EuroS&P 2021

#### **Constant-Time Foundations for the New Spectre Era**

S.Cauligi, C. Disselkoen, K. Gleissenthall, D. Tullsen, D. Stefan, T. Rezk, G. Barthe

**PLDI 2020** 

**Hardware-Software Contracts for Secure Speculation** 

M.Guarnieri, B.Köpf, J.Reineke, P.Vila

**IEEE S&P 2021** 

#### **SoK: Practical Foundations for Spectre Defenses**

S.Cauligi, C. Disselkoen, D.Moghimi, G. Barthe, D.Stefan

IEEE S&P 2022

#### Cats vs. Spectre: An Axiomatic Approach to Modeling Speculative Execution Attacks

H. Ponce-de-León, Johannes Kinder

**IEEE S&P 2022** 

## Defenses: More comprehensive formal threat models

Understanding microarchitectural vulnerabilities and countermeasures

Frank Piessens - Keynote IEEE EuroS&P 2021

**Constant-Time Foundations for the New Spectre Era** 

S.Cauligi, C. Disselkoen, K. Gleissenthall, D. Tullsen, D. Stefan, T. Rezk, G. Barthe PLDI 2020

Hamburge Orthon Orthon Combined for Orthon Orthon

Which semantics to capture more transient execution attacks families? which security properties for those models?

S.Cauligi, C. Disselkoen, D.Moghimi, G. Barthe, D.Stefan

**IEEE S&P 2022** 

Cats vs. Spectre: An Axiomatic Approach to Modeling Speculative Execution Attacks

H. Ponce-de-León, Johannes Kinder

**IEEE S&P 2022** 

### Hardware: New microarchitectures

"Future processors could potentially track whether data was fetched as the result of a speculative operation and, if so, prevent that data from being used in subsequent operations that might leak it"

Section VII, Spectre Attacks: Exploiting Speculative Execution

Kocher, Horn, Fogh, Genkin, Gruss, Haas, Hamburg, Lipp, Mangard, Prescher, Schwarz, Yarom

ConTExT: A Generic Approach for Mitigating Spectre Schwarz, Lipp, Canella, Schilling, Kargl, Gruss NDSS 2020

Speculative Privacy Tracking (SPT): Leaking Information from Speculative Execution without Compromising Privacy Choudhary, Yu, Fletcher, Morrison MICRO 2021

### Hardware: New microarchitectures

"Future processors could potentially track whether data was fetched as the result of a speculative operation and, if so, prevent that data from being used in subsequent operations that might leak it"

Section VII, Spectre Attacks: Exploiting Speculative Execution

Kocher, Horn, Fogh, Genkin, Gruss, Haas, Hamburg, Lipp, Mangard, Prescher, Schwarz, Yarom

**ConTExT: A Generic Approach for Mitigating Spectre** 

Schwarz, Lipp, Canella, Schilling, Kargl, Gruss NDSS 2020

Speculative Privacy Tracking (SPT): Leaking Information from Speculative Execution without Compromising Privacy

Choudhary, Yu, Fletcher, Morrison MICRO 2021

Does taint-tracking based defenses extend to other families? Which new microarchitectures do we need?

# Conclusion

**Have Transient Execution Attacks Been Fully Solved?** 



# Hot Topics

Challenge 1 Attacks: LIV machine clears based

Which new attacks based on LIV machine clears are there?

### Challenge 2 Defenses: More comprehensive formal threat models

Which semantics to capture more transient execution attacks families? which security properties for those models?

### Challenge 3 Hardware: New microarchitectures and new contracts

Does taint-tracking based defenses extend to other families? Which new microarchitectures do we need?

# Exercises 26/9

### **Exercise 1 Attacks: https://transient.fail/**

See the PoCs of the different attacks. Leak the secret with at least two different attacks. Understand how the different attacks work.

### Exercise 2 Defense: defend against Spectre PHT (a.k.a. v1)

Read the original Spectre paper <a href="https://spectreattack.com/spectre.pdf">https://spectreattack.com/spectre.pdf</a> and implement a defense for Spectre PHT for the provided PoC.

#### **Exercise 3 (difficult) Hardware: New microarchitecture**

Read the paper ConTExT: A Generic Approach for Mitigating Spectre and figure out which Spectre attacks this hardware prevents and if it can also cover Load Value Injection attacks. https://www.ndss-symposium.org/ndss-paper/context-a-generic-approach-for-mitigating-spectre/

### Next lessons:

03/10 (**virtual** 9-10h, in-person INRIA on the week): 4 groups, 3 persons MAX, paper choice around this topic Tuesday 4/10 starting at 14h, Thursday 6/10 (30 minutes)

afterwards (in-person): symbolic execution, formal methods for security, research project.