Momen Mostafa Mohamed Elzaghawy Lab1

Q3:64 bit ladner fischer parallel prefix adder

1. RTL the Verilog/VHDL code implements the assigned question and comment your design well upload all the code files and attach the link to the report

```
module carry_op_2bit(
2
     output[1:0]go,po,input [1:0]g,p
    L);
3
4
     assign go[1]=g[1]|(g[0]&p[1]);
5
     assign po[1]=p[0]&p[1];
6
     assign go[0]=g[0];
7
     assign po[0]=p[0];
8
     endmodule
    ⊟module fourbit(
1
2
    output [3:0]go,po,input [3:0]g,p
3
4
     wire [3:0]gw,pw;
5
6
     carry_op_2bit C0(gw[1:0],pw[1:0],g[1:0],p[1:0]);
7
     carry_op_2bit C1(gw[3:2],pw[3:2],g[3:2],p[3:2]);
8
     assign go[1:0] = gw[1:0];
     assign po[1:0] = pw[1:0];
9
     assign go[2]=gw[2]|(gw[1]\&pw[2]);
10
     assign go[3]=gw[3]|(gw[2]\&pw[3]);
11
     assign po[2]=pw[2]&pw[1];
12
13
     assign po[2]=pw[2]&pw[1];
14
     endmodule
```

```
module eightbit (
 2
      output [7:0]go,po,input[7:0]g,p
 3
     L);
 4
      wire [7:0]gw,pw;
 5
      fourbit FO(gw[3:0], pw[3:0], g[3:0], p[3:0]);
 6
      fourbit F1(gw[7:4],pw[7:4],g[7:4],p[7:4]);
 7
      assign go[3:0]=g[3:0];
 8
      assign po[3:0]=p[3:0];
      assign go[4]=gw[4]|(gw[3]\&pw[4]);
 9
10
      assign go[5] = gw[5] | (gw[3] \& pw[5]);
11
      assign go[6]=gw[6]|(gw[3]\&pw[6]);
12
      assign go[7]=gw[7]|(gw[3]&pw[7]);
      assign po[4]=pw[4]&pw[3];
13
14
      assign po[5]=pw[5]&pw[3];
15
      assign po[6]=pw[6]&pw[3];
16
      assign po[7]=pw[7]&pw[3];
17
      endmodule
    module sixteenbit(
 1
 2
     output [15:0]go,po,input [15:0]g,p
    L);
 3
 4
     wire [15:0]gw,pw;
 5
     eightbit E0(gw[7:0],pw[7:0],g[7:0],p[7:0]);
 6
      eightbit E1(gw[15:8],pw[15:8],g[15:8],p[15:8]);
 7
      assign go[7:0] = gw[7:0];
 8
      assign po[7:0] = pw[7:0];
 9
      assign go[8]=gw[8]|(gw[7]\&pw[8]);
10
      assign go[9] = gw[9] | (gw[7] \& pw[9]);
11
      assign go[10] = gw[10] | (gw[7] \& pw[10]);
      assign go[11]=gw[11]|(gw[7]&pw[11]);
12
13
      assign go[12]=gw[12]|(gw[7]\&pw[12]);
      assign go[13] = gw[13] | (gw[7] \& pw[13]);
14
15
      assign go[14]=gw[14]|(gw[7]&pw[14]);
16
      assign go[15]=gw[15]|(gw[7]\&pw[15]);
17
      assign po[8]=pw[8]&pw[7];
18
      assign po[9]=pw[9]&pw[7];
      assign po[10] = pw[10] \& pw[7];
19
20
      assign po[11] = pw[11] & pw[7];
21
      assign po[12] = pw[12] & pw[7];
22
      assign po[13] = pw[13] \& pw[7];
23
      assign po[14] = pw[14] & pw[7];
24
      assign po[15] = pw[15] \& pw[7];
25
      endmodule
```

```
module thirtytwobit(
      output [31:0]go,po,input [31:0]q,p
 2
 3
     L);
 4
     wire [31:0]gw.pw;
 5
      sixteenbit L0(gw[15:0],pw[15:0],g[15:0],p[15:0]);
 6
      sixteenbit L1(gw[31:16], pw[31:16], g[31:16], p[31:16]);
 7
      assign qo[15:0]=qw[15:0]:
 8
      assign po[15:0]=pw[15:0];
 9
      assign go[16] = gw[16] | (gw[15] \& pw[16]);
10
      assign go[17] = gw[17] | (gw[15] \& pw[17]);
      assign go[18] = gw[18] | (gw[15] \& pw[18]);
11
12
      assign go[19]=gw[19]/(gw[15]\&pw[19]);
13
      assign go[20]=gw[20]/(gw[15]\&pw[20]);
14
      assign go[21]=gw[21]|(gw[15]\&pw[21]);
15
      assign qo[22]=qw[22]|(qw[15]&pw[22]);
      assign go[23]=gw[23]|(gw[15]\&pw[23]);
16
17
      assign go[24]=gw[24]|(gw[15]&pw[24]);
      assign go[25]=gw[25]|(gw[15]&pw[25]);
18
19
      assign go[26]=gw[26]|(gw[15]\&pw[26]);
20
      assign go[27]=gw[27]|(gw[15]\&pw[27]);
21
      assign go[28]=gw[28]|(gw[15]\&pw[28]);
22
      assign go[29]=gw[29]/(gw[15]\&pw[29]);
23
      assign go[30]=gw[30]|(gw[15]\&pw[30]);
24
      assign go[31]=gw[31]|(gw[15]&pw[31]);
25
      assign po[16] = pw[16] \& pw[15];
26
      assign po[17]=pw[17]&pw[15]:
27
      assign po[18] = pw[18] \& pw[15];
28
      assign po[19] = pw[19] \& pw[15];
29
      assign po[20] = pw[20] \& pw[15];
30
      assign po[21]=pw[21]&pw[15]:
31
      assign po[22] = pw[22] \& pw[15];
32
      assign po[23] = pw[23] & pw[15];
33
      assign po[24] = pw[24] \& pw[15];
34
      assign po[25]=pw[25]&pw[15];
35
      assign po[26]=pw[26]&pw[15];
36
      assign po[27] = pw[27] \& pw[15];
      assign po[28]=pw[28]&pw[15];
37
38
      assign po[29]=pw[29]&pw[15];
39
      assign po[30]=pw[30]&pw[15];
40
      assign po[31] = pw[31] & pw[15];
41
      endmodule
```

```
module sixtyfourbit( output [63:0]g,p
           output [63:0]go,po,...);
wire [63:0]gw,pw;
thirtytwobit MO(gw[31:0],pw[31:0],g[31:0],p[31:0]);
thirtytwobit M1(gw[63:32],pw[63:32],g[63:32],p[63:32]);
assign go[31:0]=gw[31:0];
assign po[31:0]=pw[31:0];
assign qo[32]=gw[32]|(gw[31]&pw[32]);
  3
  4
  5
6
7
  8
                               po[31:0]=pw[31:0];
go[32]=gw[32]|(gw[31]&pw[32]);
go[33]=gw[33]|(gw[31]&pw[33]);
go[34]=gw[34]|(gw[31]&pw[34]);
go[35]=gw[35]|(gw[31]&pw[35]);
go[36]=gw[36]|(gw[31]&pw[36]);
go[37]=gw[37]|(gw[31]&pw[37]);
go[38]=gw[38]|(gw[31]&pw[38]);
10
11
12
              assign
              assign
13
              assign
14
              assian
15
              assign
16
              assign
                                                           39]|(gw[
                                ao [
                                         39]=gw[
                                                                               31]&pw[39])
                               go[40] = gw[40] | (gw[31] & pw[40])
go[41] = gw[41] | (gw[31] & pw[41])
go[42] = gw[42] | (gw[31] & pw[42])
go[43] = gw[43] | (gw[31] & pw[43])
go[44] = gw[44] | (gw[31] & pw[44])
17
18
              assign
              assign
19
              assign
20
              assign
21
              assign
                               go[45]=gw[45]|(gw[31]&pw[45])
go[46]=gw[46]|(gw[31]&pw[46])
go[47]=gw[47]|(gw[31]&pw[47])
go[48]=gw[48]|(gw[31]&pw[48])
go[49]=gw[49]|(gw[31]&pw[49])
22
              assign
23
24
              assign
              assign
25
              assign
26
              assign
              assign
                                         50]=gw[
                                                           50]|(gw[31]&pw[50])
                                ao [
                                        50]=gw[50]|(gw[31]&pw[50]);

51]=gw[51]|(gw[31]&pw[52]);

52]=gw[52]|(gw[31]&pw[53]);

53]=gw[53]|(gw[31]&pw[53]);

54]=gw[54]|(gw[31]&pw[55]);


55]=gw[55]|(gw[31]&pw[56]);

56]=gw[56]|(gw[31]&pw[56]);

57]=gw[57]|(gw[31]&pw[57]);
28
29
              assign
                                go[
              assign
                                go [
30
              assign
                                go[
              assign
                                goΓ
31
              assign
32
                                go [
33
              assign
                                ao [
              assign
34
                                go[
              assign go[58]=gw[58]|(gw[31]&pw[58]);
assign go[59]=gw[59]|(gw[31]&pw[59]);
35
36
               assign go[60] = gw[60] | (gw[31] \& pw[60]);
37
              assign go[60]=gw[60]|(gw[31]&pw[60]);
assign go[61]=gw[61]|(gw[31]&pw[61]);
assign go[62]=gw[62]|(gw[31]&pw[62]);
assign go[63]=gw[63]|(gw[31]&pw[63]);
assign po[32]=pw[32]&pw[31];
assign po[33]=pw[33]&pw[31];
assign po[34]=pw[34]&pw[31];
assign po[36]=pw[36]&pw[31];
assign po[36]=pw[37]&pw[31];
38
39
40
41
42
43
44
45
              assign po[37]=pw[assign po[38]=pw[
                                                            37]&pw[31]
38]&pw[31]
46
              assign po[
47
                                 po[39]=pw[39]&pw[31]
po[40]=pw[40]&pw[31]
48
              assign
              assign po[40]=pw[40]&pw[31];
assign po[41]=pw[41]&pw[31];
assign po[42]=pw[42]&pw[31];
assign po[43]=pw[43]&pw[31];
assign po[44]=pw[44]&pw[31];
assign po[45]=pw[45]&pw[31];
assign po[46]=pw[46]&pw[31];
assign po[47]=pw[47]&pw[31];
assign po[48]=pw[48]&pw[31];
assign po[49]=pw[49]&pw[31];
assign po[49]=pw[49]&pw[31];
              assign
49
50
51
52
53
54
55
56
57
58
              assign po[50]=pw[50]&pw[31];
assign po[51]=pw[51]&pw[31];
59
60
                                                            52]&pw[31];
53]&pw[31];
54]&pw[31];
55]&pw[31];
              assign po[52]=pw[assign po[53]=pw[
61
62
              assign po[54]=pw[
63
              assign po[
                                          55]=pw[
64
                                                            56]&pw[31];
57]&pw[31];
              assign po[56]=pw[56
assign po[57]=pw[57
65
66
67
               assign po[58]=pw[
                                                             58]&pw[31]
68
               assign po[59]=pw[59]&pw[31];
  69
                assign po[60] = pw[60] \& pw[31];
  70
                assign po[61] = pw[61] & pw[31];
  71
                assign po[62] = pw[62] \& pw[31];
                assign po[63] = pw[63] \& pw[31]:
  72
  73
                endmodule
```

```
pmodule top_module_ladner64(
 1
 2
     output [63:0]s,output cout,input [63:0]a,b,input cin
    L);
 3
 4
     wire [63:0]g,p;
 5
     wire [63:0]go,po;
 6
     assign g=a^b;
 7
     assign p=a&b;
8
     sixtyfourbit KO(.go(go),.po(po),.g(g),.p(p));
     assign s[0]=p[0]\wedge cin;
 9
     genvar i;
10
11
    ⊟generate
    for(i=0; i<63; i=i+1)
12
    begin
13
     assign s[i+1]=p[i+1] \wedge go[i];
14
15
     -end
16
     Lendgenerate
     assign cout=go[63];
17
     endmodule
18
```

2. Simulation modify the Testbench from Lab0 to fit with the new width of I/O and run simulation attach screenshots to show the output or waveform



Codes in google drive folder

https://drive.google.com/file/d/1GLUhS3Ut-hfv-4YCLQIG7MMkEccEDaWk/view?usp=drive_link