

Momen Mostafa Mohamed Elzaghawy

Lab1

Q3:64 bit ladner fischer parallel prefix adder

1. RTL the Verilog/VHDL code implements the assigned question and comment your design well upload all the code files and attach the link to the report

```
1 module carry_op_2bit(  
2   output [1:0] go, po, input [1:0] g, p  
3 );  
4   assign go[1] = g[1] | (g[0] & p[1]);  
5   assign po[1] = p[0] & p[1];  
6   assign go[0] = g[0];  
7   assign po[0] = p[0];  
8 endmodule
```

```
1 module fourbit(  
2   output [3:0] go, po, input [3:0] g, p  
3 );  
4   wire [3:0] gw, pw;  
5  
6   carry_op_2bit C0(gw[1:0], pw[1:0], g[1:0], p[1:0]);  
7   carry_op_2bit C1(gw[3:2], pw[3:2], g[3:2], p[3:2]);  
8   assign go[1:0] = gw[1:0];  
9   assign po[1:0] = pw[1:0];  
10  assign go[2] = gw[2] | (gw[1] & pw[2]);  
11  assign go[3] = gw[3] | (gw[2] & pw[3]);  
12  assign po[2] = pw[2] & pw[1];  
13  assign po[3] = pw[3] & pw[2];  
14 endmodule
```

```

1 module eightbit (
2     output [7:0]go,po,input[7:0]g,p
3 );
4     wire [7:0]gw,pw;
5     fourbit F0(gw[3:0],pw[3:0],g[3:0],p[3:0]);
6     fourbit F1(gw[7:4],pw[7:4],g[7:4],p[7:4]);
7     assign go[3:0]=g[3:0];
8     assign po[3:0]=p[3:0];
9     assign go[4]=gw[4] | (gw[3]&pw[4]);
10    assign go[5]=gw[5] | (gw[3]&pw[5]);
11    assign go[6]=gw[6] | (gw[3]&pw[6]);
12    assign go[7]=gw[7] | (gw[3]&pw[7]);
13    assign po[4]=pw[4]&pw[3];
14    assign po[5]=pw[5]&pw[3];
15    assign po[6]=pw[6]&pw[3];
16    assign po[7]=pw[7]&pw[3];
17 endmodule

```

```

1 module sixteenbit(
2     output [15:0]go,po,input [15:0]g,p
3 );
4     wire [15:0]gw,pw;
5     eightbit E0(gw[7:0],pw[7:0],g[7:0],p[7:0]);
6     eightbit E1(gw[15:8],pw[15:8],g[15:8],p[15:8]);
7     assign go[7:0]=gw[7:0];
8     assign po[7:0]=pw[7:0];
9     assign go[8]=gw[8] | (gw[7]&pw[8]);
10    assign go[9]=gw[9] | (gw[7]&pw[9]);
11    assign go[10]=gw[10] | (gw[7]&pw[10]);
12    assign go[11]=gw[11] | (gw[7]&pw[11]);
13    assign go[12]=gw[12] | (gw[7]&pw[12]);
14    assign go[13]=gw[13] | (gw[7]&pw[13]);
15    assign go[14]=gw[14] | (gw[7]&pw[14]);
16    assign go[15]=gw[15] | (gw[7]&pw[15]);
17    assign po[8]=pw[8]&pw[7];
18    assign po[9]=pw[9]&pw[7];
19    assign po[10]=pw[10]&pw[7];
20    assign po[11]=pw[11]&pw[7];
21    assign po[12]=pw[12]&pw[7];
22    assign po[13]=pw[13]&pw[7];
23    assign po[14]=pw[14]&pw[7];
24    assign po[15]=pw[15]&pw[7];
25 endmodule

```

```

1 module thirtytwobit(
2     output [31:0]go,po,input [31:0]g,p
3 );
4     wire [31:0]gw,pw;
5     sixteenbit L0(gw[15:0],pw[15:0],g[15:0],p[15:0]);
6     sixteenbit L1(gw[31:16],pw[31:16],g[31:16],p[31:16]);
7     assign go[15:0]=gw[15:0];
8     assign po[15:0]=pw[15:0];
9     assign go[16]=gw[16] | (gw[15]&pw[16]);
10    assign go[17]=gw[17] | (gw[15]&pw[17]);
11    assign go[18]=gw[18] | (gw[15]&pw[18]);
12    assign go[19]=gw[19] | (gw[15]&pw[19]);
13    assign go[20]=gw[20] | (gw[15]&pw[20]);
14    assign go[21]=gw[21] | (gw[15]&pw[21]);
15    assign go[22]=gw[22] | (gw[15]&pw[22]);
16    assign go[23]=gw[23] | (gw[15]&pw[23]);
17    assign go[24]=gw[24] | (gw[15]&pw[24]);
18    assign go[25]=gw[25] | (gw[15]&pw[25]);
19    assign go[26]=gw[26] | (gw[15]&pw[26]);
20    assign go[27]=gw[27] | (gw[15]&pw[27]);
21    assign go[28]=gw[28] | (gw[15]&pw[28]);
22    assign go[29]=gw[29] | (gw[15]&pw[29]);
23    assign go[30]=gw[30] | (gw[15]&pw[30]);
24    assign go[31]=gw[31] | (gw[15]&pw[31]);
25    assign po[16]=pw[16]&pw[15];
26    assign po[17]=pw[17]&pw[15];
27    assign po[18]=pw[18]&pw[15];
28    assign po[19]=pw[19]&pw[15];
29    assign po[20]=pw[20]&pw[15];
30    assign po[21]=pw[21]&pw[15];
31    assign po[22]=pw[22]&pw[15];
32    assign po[23]=pw[23]&pw[15];
33    assign po[24]=pw[24]&pw[15];
34    assign po[25]=pw[25]&pw[15];
35    assign po[26]=pw[26]&pw[15];
36    assign po[27]=pw[27]&pw[15];
37    assign po[28]=pw[28]&pw[15];
38    assign po[29]=pw[29]&pw[15];
39    assign po[30]=pw[30]&pw[15];
40    assign po[31]=pw[31]&pw[15];
41 endmodule

```

```


1  module sixtyfourbit(
2  output [63:0]go,po,input [63:0]g,p
3  );
4  wire [63:0]gw,pw;
5  thirtytwobit M0(gw[31:0],pw[31:0],g[31:0],p[31:0]);
6  thirtytwobit M1(gw[63:32],pw[63:32],g[63:32],p[63:32]);
7  assign go[31:0]=gw[31:0];
8  assign po[31:0]=pw[31:0];
9  assign go[32]=gw[32] | (gw[31]&pw[32]);
10 assign go[33]=gw[33] | (gw[31]&pw[33]);
11 assign go[34]=gw[34] | (gw[31]&pw[34]);
12 assign go[35]=gw[35] | (gw[31]&pw[35]);
13 assign go[36]=gw[36] | (gw[31]&pw[36]);
14 assign go[37]=gw[37] | (gw[31]&pw[37]);
15 assign go[38]=gw[38] | (gw[31]&pw[38]);
16 assign go[39]=gw[39] | (gw[31]&pw[39]);
17 assign go[40]=gw[40] | (gw[31]&pw[40]);
18 assign go[41]=gw[41] | (gw[31]&pw[41]);
19 assign go[42]=gw[42] | (gw[31]&pw[42]);
20 assign go[43]=gw[43] | (gw[31]&pw[43]);
21 assign go[44]=gw[44] | (gw[31]&pw[44]);
22 assign go[45]=gw[45] | (gw[31]&pw[45]);
23 assign go[46]=gw[46] | (gw[31]&pw[46]);
24 assign go[47]=gw[47] | (gw[31]&pw[47]);
25 assign go[48]=gw[48] | (gw[31]&pw[48]);
26 assign go[49]=gw[49] | (gw[31]&pw[49]);
27 assign go[50]=gw[50] | (gw[31]&pw[50]);
28 assign go[51]=gw[51] | (gw[31]&pw[51]);
29 assign go[52]=gw[52] | (gw[31]&pw[52]);
30 assign go[53]=gw[53] | (gw[31]&pw[53]);
31 assign go[54]=gw[54] | (gw[31]&pw[54]);
32 assign go[55]=gw[55] | (gw[31]&pw[55]);
33 assign go[56]=gw[56] | (gw[31]&pw[56]);
34 assign go[57]=gw[57] | (gw[31]&pw[57]);
35 assign go[58]=gw[58] | (gw[31]&pw[58]);
36 assign go[59]=gw[59] | (gw[31]&pw[59]);
37 assign go[60]=gw[60] | (gw[31]&pw[60]);
38 assign go[61]=gw[61] | (gw[31]&pw[61]);
39 assign go[62]=gw[62] | (gw[31]&pw[62]);
40 assign go[63]=gw[63] | (gw[31]&pw[63]);
41 assign po[32]=pw[32] & pw[31];
42 assign po[33]=pw[33] & pw[31];
43 assign po[34]=pw[34] & pw[31];
44 assign po[35]=pw[35] & pw[31];
45 assign po[36]=pw[36] & pw[31];
46 assign po[37]=pw[37] & pw[31];
47 assign po[38]=pw[38] & pw[31];
48 assign po[39]=pw[39] & pw[31];
49 assign po[40]=pw[40] & pw[31];
50 assign po[41]=pw[41] & pw[31];
51 assign po[42]=pw[42] & pw[31];
52 assign po[43]=pw[43] & pw[31];
53 assign po[44]=pw[44] & pw[31];
54 assign po[45]=pw[45] & pw[31];
55 assign po[46]=pw[46] & pw[31];
56 assign po[47]=pw[47] & pw[31];
57 assign po[48]=pw[48] & pw[31];
58 assign po[49]=pw[49] & pw[31];
59 assign po[50]=pw[50] & pw[31];
60 assign po[51]=pw[51] & pw[31];
61 assign po[52]=pw[52] & pw[31];
62 assign po[53]=pw[53] & pw[31];
63 assign po[54]=pw[54] & pw[31];
64 assign po[55]=pw[55] & pw[31];
65 assign po[56]=pw[56] & pw[31];
66 assign po[57]=pw[57] & pw[31];
67 assign po[58]=pw[58] & pw[31];
68 assign po[59]=pw[59] & pw[31];
69 assign po[60]=pw[60] & pw[31];
70 assign po[61]=pw[61] & pw[31];
71 assign po[62]=pw[62] & pw[31];
72 assign po[63]=pw[63] & pw[31];
73 endmodule

```

```
1 module top_module_ladner64(  
2     output [63:0]s,output cout,input [63:0]a,b,input cin  
3 );  
4 wire [63:0]g,p;  
5 wire [63:0]go,po;  
6 assign g=a^b;  
7 assign p=a&b;  
8 sixtyfourbit K0(.go(go),.po(po),.g(g),.p(p));  
9 assign s[0]=p[0]^cin;  
10 genvar i;  
11 generate  
12     for(i=0;i<63;i=i+1)  
13     begin  
14         assign s[i+1]=p[i+1]^go[i];  
15     end  
16 endgenerate  
17 assign cout=go[63];  
18 endmodule
```

2. Simulation modify the Testbench from Lab0 to fit with the new width of I/O and run simulation attach screenshots to show the output or waveform

```
1 timescale 1ns/1ps
2 module top_module_ladner64_tb;
3 wire [63:0]s;
4 wire cout;
5 reg [63:0]a,b;
6 reg cin;
7 top_module_ladner64 uut(.s(s),.cout(cout),.a(a),.b(b),.cin(cin));
8 initial
9 begin
10 a=0;
11 b=0;
12 cin=0;
13 #10 a=64'h0000000000000001; b=64'h0000000000000001; cin=0;
14 #10 a=64'h0000000000000001; b=64'h0000000000000001; cin=1;
15 #10 a=64'h0000000100000000; b=64'h0000000200000000; cin=0;
16 #10 a=64'hffffffffffffffff; b=64'h0000000000000001; cin=0;
17 #10 a=64'hffffffffffffffff; b=64'h0000000000000001; cin=1;
18 #10 a=64'h0000000000000000; b=64'h0000000000000001; cin=0;
19 #10 $stop;
20 end
21 initial begin
22 $monitor("At time %t,s=%b,cout=%b,a=%b,b=%b,cin=%b",
23 $time,s,cout,a,b,cin);
24 end
25 endmodule
```



Codes in google drive folder

https://drive.google.com/file/d/1GLUhs3Ut-hfv-4YCLQIG7MMkEcEDaWk/view?usp=drive_link