Momen Mostafa Mohamed Elzaghawy Project (1) DSP48A1

1-RTL:

```
module reg_mux (CLK,RST,d,q,E);
     parameter RSTTYPE="SYNC";
     parameter PYPLINE=1;
     parameter N=18;
     input [N-1:0]d;
     input CLK,RST,E;
     output reg [N-1:0]q;
     reg [N-1:0] q_reg;
     generate
         if (RSTTYPE=="SYNC") begin
              always @(posedge CLK ) begin
                  if (RST) begin
                      q_reg<=0;
                  end
                  else begin
                     if (E) begin
                      q_reg<=d;
                      q_reg<=0;
                  q<=(PYPLINE==1)? q_reg : d ;</pre>
              end
              always @(posedge CLK,posedge RST) begin
                  if (RST) begin
                      q_reg<=0;
                  else begin
                      if (E) begin
                          q_reg<=d;
                      q_reg<=0;
              q<=(PYPLINE==1)? q_reg : d ;</pre>
     endgenerate
42
     endmodule
```

```
M: > kareem wasem digital design > Digital Design Diploma > projects > project1 > codes > ≡ DSP48A1.v
  1 module DSP48A1 (CLK, OPMODE, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTDPMODE, RSTP, BCOUT, PCIN, PCOUT, A, B, C, D, CARRYIN, M, P, CARRYOUT, CARRYOUTF, BCIN);
 2 parameter AOREG=0,A1REG=1,BOREG=0,B1REG=1,CREG=1,DREG=1,DREG=1,PREG=1,CARRYINREG=1,CARRYOUTREG=1,DPWODEREG=1;
 parameter CARRYINSEL=1,B_INPUT=1,RSTTYPE="SYNC";
 4 input [17:0]A,B,D,BCIN;
 5 input [47:0]C,PCIN;
 6 input CARRYIN, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
 7 input RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP,CLK;
 8 input [7:0]OPMODE;
 9 output [35:0]M;
10 output [47:0]P,PCOUT;
11 output [17:0]BCOUT;
12 output CARRYOUT, CARRYOUTF;
43 wire [17:0]D_w,A_w,B_mux,B_w,add_sub1,add_sub1_w,B1_reg_w,A1_reg_w;
14 wire [47:0]C_w,mux_x,mux_z,add_sub2_w,P_w;
15 wire [35:0]mult w,mult1 w;
16 wire [7:0]OPMODE_w;
17 wire carryin0 w,CIN,carry w,CARRYOUT reg;
18 reg_mux #(.RSTTYPE(RSTTYPE),.PYPLINE(DREG),.N(18)) D0 (.d(D),.CLK(CLK),.RST(RSTD),.E(CED),.q(D_w));
19 reg_mux #(.RSTTYPE(RSTTYPE),.PYPLINE(A0REG),.N(18)) A0 (.d(A),.CLK(CLK),.RST(RSTA),.E(CEA),.q(A_w));
20 reg_mux #(.RSTTYPE(RSTTYPE),.PYPLINE(CREG),.N(48)) C0 (.d(C),.CLK(CLK),.RST(RSTC),.E(CEC),.q(C_w));
21 assign B_mux=(B_INPUT==1)? B:(B_INPUT==0)? BCIN: 0;
22 reg mux #(.RSTTYPE(RSTTYPE),.PYPLINE(BOREG),.N(18)) B0 (.d(B mux),.CLK(CLK),.RST(RSTB),.E(CEB),.q(B w));
23 reg mux #(.RSTTYPE(RSTTYPE), .PYPLINE(OPWODEREG), .N(8)) opmode@ (.d(OPWODE), .CLK(CLK), .RST(RSTOPWODE), .E(CEOPWODE), .q(OPWODE w));
24 assign add sub1=(OPMODE w[6]==0)? (D w + B w) : (D w - B w);
25 assign add sub1 w=(OPMODE w[4]==0)? B w : add sub1;
26 reg_mux #(.RSTTYPE(RSTTYPE),.PYPLINE(B1REG),.N(18)) B1 (.d(add_sub1_w),.CLK(CLK),.RST(RSTB),.E(CEB),.q(B1_reg_w));
27 reg_mux #(.RSTTYPE(RSTTYPE), .PYPLINE(A1REG), .N(18)) A1 (.d(A_w), .CLK(CLK), .RST(RSTA), .E(CEA), .q(A1_reg_w));
28 assign mult w=A1_reg w * B1_reg w;
29 reg_mux #(.RSTTYPE(RSTTYPE), .PYPLINE(MREG), .N(36)) NO (.d(mult_w), .CLK(CLK), .RST(RSTM), .E(CEM), .q(mult1_w));
30 assign M=mult1_w;
31 assign mux x=(OPMODE w[1:0]==0)? 0:(OPMODE w[1:0]==1)? {12'b0,multl w}: (OPMODE w[1:0]==2)? Pw: {0 w[11:0],Al reg w[17:0],Bl reg w[17:0]};
32 assign mux z=(OPMODE w[3:2]==0)? 0 :(OPMODE w[3:2]==1)? PCIN : (OPMODE w[3:2]==2)? P w : C w ;
33 assign carryin0 w=(CARRYINSEL==1)? OPMODE w[5] : (CARRYINSEL==0)? CARRYIN : 0;
34 reg_mux #(.RSTTYPE(RSTTYPE), PYPLINE(CARRYINREG), N(1)) carryin0 (.d(carryin0_w), .CLK(CLK), .RST(RSTCARRYIN), .E(CECARRYIN), .q(CIN));
35 assign {carry w,add sub2 w}=(OPMODE w[7]==0)? mux z+mux x+CIN : mux z - (mux x + CIN);
36 reg mux #(.RSTTYPE(RSTTYPE), .PYPLINE(PREG), .N(48)) P0 (.d(add_sub2_w), .CLK(CLK), .RST(RSTP), .E(CEP), .q(P_w));
37 assign P=P_w;
38 assign PCOUT=P_w;
39 reg_mux #(.RSTTYPE(RSTTYPE), .PYPLINE(CARRYOUTREG), .N(1)) cout0 (.d(carry_w), .CLK(CLK), .RST(RSTCARRYIN), .E(CECARRYIN), .q(CARRYOUT_reg));
40 assign CARRYOUT=CARRYOUT reg;
41 assign CARRYOUTF=CARRYOUT_reg;
42 assign BCOUT=B1_reg_w;
43 endmodule
```

2-testbench:

```
module DSP48A1_tb ();
        reg [17:0]A,B,D,BCIN,BCOUT_exp;
        reg [47:0]C,PCIN,P_exp;
        reg CARRYIN, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, CARRYOUT exp;
        reg RSTA,RSTB,RSTC,RSTCARRYIN,RSTD,RSTM,RSTOPMODE,RSTP,CLK;
        reg [7:0]OPMODE;
        reg [35:0]M_exp;
        wire [35:0]M;
        wire [47:0]P,PCOUT;
        wire [17:0]BCOUT;
        wire CARRYOUT, CARRYOUTF;
12
        DSP48A1 #(.CARRYINSEL(0)) DSP1 (.*);
        initial begin
        CLK=0;
        forever #2 CLK=~CLK;
        initial begin
             RSTA = 1;
                            CEA = 0;
                                      = 0;
             RSTB = 1;
                            CEB
                            CEC
             RSTC = 1;
                                       = 0;
             RSTD = 1;
                           CED
                                       = 0;
             RSTCARRYIN = 1; CECARRYIN = 0;
             RSTM
                   = 1; CEM
                                      = 0;
             RSTOPMODE = 1; CEOPMODE = 0;
                       = 1; CEP
                                       = 0;
             A=0; B=0; C=0; D=0; CARRYIN=0; OPMODE=0; PCIN=0; BCIN=0;
             M_exp=0; P_exp=0; BCOUT_exp=0;
             @(negedge CLK);
             if(M != M exp || P != P exp || BCOUT != BCOUT exp) begin
                 $display("Error in reset operation.");
```


```
RSTA = 0;
RSTB = 0;
               CEB
                      = 1;
RSTC = 0;
RSTD = 0;
              CED
RSTCARRYIN = 0; CECARRYIN = 1;
       = 0; CEM
RSTOPMODE = 0; CEOPMODE = 1;
          = 0; CEP
OPMODE[4] = 1;
OPMODE[1:0] = 1;
OPMODE[3:2] = 0;
CARRYIN = 0;
OPMODE[6] = 0; D = 70; B = 30; A = 1;
BCOUT_exp = 100;
M_exp = 100;
P_exp
            = 100;
CARRYOUT_exp = 0;
if(M != M_exp | P != P_exp | BCOUT != BCOUT_exp | CARRYOUT != CARRYOUT_exp) begin
    $display("Error in Pre-Adder Check operation. M=%0d,M_exp=%0d",M,M_exp);
    $display("P=%0d,P_exp=%0d,BCOUT=%0d,BCOUT_exp=%0d,CARRYOUT=%0d,CARRYOUT_exp=%0d",P,P_exp,BCOUT,BCOUT_exp,CARRYOUT_exp);
OPMODE[6]=1; D=50; B=20;
BCOUT_exp
M_exp
            = 30;
P_exp
CARRYOUT_exp = 0;
repeat(4) @(negedge CLK);
if(M != M_exp || P != P_exp || BCOUT != BCOUT_exp || CARRYOUT != CARRYOUT_exp) begin
    $display("Error in Pre-Subtract Check operation. M=%0d,M_exp=%0d",M,M_exp);
    $display("P=%0d,P_exp=%0d,BCOUT=%0d,BCOUT_exp=%0d,CARRYOUT=%0d,CARRYOUT_exp=%0d",P,P_exp,BCOUT,BCOUT_exp,CARRYOUT_exp);
```

```
OPMODE[4] = 0;
A=10; B=5;
BCOUT_exp
            = 50;
M_exp
P_exp
CARRYOUT_exp = 0;
repeat(8) @(negedge CLK);
if(M != M_exp || P != P_exp || BCOUT != BCOUT_exp || CARRYOUT != CARRYOUT_exp) begin
   $display("Error in multiplier Check operation. M=%0d,M_exp=%0d",M,M_exp);
    $\display("P=\%0d,P_exp=\%0d,BCOUT=\%0d,BCOUT_exp=\%0d,CARRYOUT_exp);$
OPMODE[1:0]=1;
OPMODE[3:2]=3;
OPMODE[7]=0;
A=7;
B=3;
CARRYIN=1;
BCOUT_exp = 3;
M exp
P_exp
CARRYOUT_exp = 0;
repeat(12) @(negedge CLK);
if(M != M_exp || P != P_exp || BCOUT != BCOUT_exp || CARRYOUT != CARRYOUT_exp) begin
   $display("Error in post-ADDER Check operation. M=%0d,M_exp=%0d",M,M_exp);
$display("P=%0d,P_exp=%0d,BCOUT_expd,CARRYOUT_exp=%0d,CARRYOUT_exp=%0d",P,P_exp,BCOUT,BCOUT_exp,CARRYOUT,CARRYOUT_exp);
```

3-Do file:

```
vlib work
vlog DSP48A1.v DSP48A1_tb.v reg_mux.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

4-QuestaSim wave, transcript:



```
ModelSim> do run DSP48A1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 21:52:27 on Mar 10,2025
# vlog -reportprogress 300 DSP48A1.v DSP48A1_tb.v reg_mux.v
# -- Compiling module DSP48Al
# -- Compiling module DSP48A1 tb
# -- Compiling module reg mux
# Top level modules:
       DSP48Al tb
# End time: 21:52:27 on Mar 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.DSP48Al_tb
# Start time: 21:52:27 on Mar 10,2025
# Loading work.DSP48Al tb
# Loading work.DSP48Al
# Loading work.reg mux
# ** Note: $stop
                  : DSP48Al tb.v(106)
    Time: 150 ps Iteration: 0 Instance: /DSP48A1 tb
# Break in Module DSP48Al_tb at DSP48Al_tb.v line 106
```

No error messages in the transcript.

5-constraint file:

And the rest of the file is #


6-Elaboration:

Message tap:



No critical warnings.

Schematic:




7-synthesis:

Message tab:




No critical warnings.

Schematic:




Timing report:




The schematic of the critical path.

Utilization:




8- Implementation:

Messages tab:




No extra warnings and no critical warnings as well.


Device snippets:



Utilization:



Timing report:



Critical path snippet of the device.

XOYO