

Momen Mostafa Mohamed Elzaghawy

FIFO project

Verification plan:

label	design requirement description	stimulus generation	functional coverage	functionality check
FIFO_1	the rst_n is asserted to check the reset functionality	directed and randomization		assertion to check rst_n functionality
FIFO_2	the rst_n is desasserted and wr_en is asserted to check write functionality	randomization	cross coverage	assertion to check write functionality
FIFO_3	the rst_n is desasserted and rd_en is asserted to check read functionality	randomization	cross coverage	assertion to check read functionality

Design (with bugs):

```
8 module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
9 parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11 input [FIFO_WIDTH-1:0] data_in;
12 input clk, rst_n, wr_en, rd_en;
13 output reg [FIFO_WIDTH-1:0] data_out;
14 output reg wr_ack, overflow;
15 output full, empty, almostfull, almostempty, underflow;
16
17 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
18
19 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
20
21 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
22 reg [max_fifo_addr:0] count;
23
24 always @(posedge clk or negedge rst_n) begin
25     if (!rst_n) begin
26         wr_ptr <= 0;
27     end
28     else if (wr_en && count < FIFO_DEPTH) begin
29         mem[wr_ptr] <= data_in;
30         wr_ack <= 1;
31         wr_ptr <= wr_ptr + 1;
32     end
33     else begin
34         wr_ack <= 0;
35         if (full & wr_en)
36             overflow <= 1;
37         else
38             overflow <= 0;
39     end
40 end
41
42 always @(posedge clk or negedge rst_n) begin
43     if (!rst_n) begin
44         rd_ptr <= 0;
45     end
46     else if (rd_en && count != 0) begin
47         data_out <= mem[rd_ptr];
48         rd_ptr <= rd_ptr + 1;
49     end
50 end
51 end
```

```

51
52  always @(posedge clk or negedge rst_n) begin
53      if (!rst_n) begin
54          count <= 0;
55      end
56      else begin
57          if ( ({wr_en, rd_en} == 2'b10) && !full)
58              count <= count + 1;
59          else if ( ({wr_en, rd_en} == 2'b01) && !empty)
60              count <= count - 1;
61      end
62  end
63
64  assign full = (count == FIFO_DEPTH)? 1 : 0;
65  assign empty = (count == 0)? 1 : 0;
66  assign underflow = (empty && rd_en)? 1 : 0;
67  assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
68  assign almostempty = (count == 1)? 1 : 0;
69
70  endmodule

```

Bugs:

- 1- At rst_n is asserted overflow and underflow and wr_ack is deasserted
- 2- In line 35 full && wr_en
- 3- The logic when wr_en and rd_en is asserted is missing
- 4- underflow logic is not right
- 5- in line 67 almost full logic is not right (FIFO_DEPTH-1)
- 6- overflow must be 0 in successive write and underflow must be 0 in successive read

Design (with no bugs):

```

8  module FIFO(FIFO_if.DUT fifoif);
9
10
11  localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
12
13  reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
14
15  reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
16  reg [max_fifo_addr:0] count;
17
18  always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
19      if (!fifoif.rst_n) begin
20          wr_ptr <= 0;
21          fifoif.overflow <=0; // bug1
22          fifoif.wr_ack <=0;
23      end
24      else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
25          mem[wr_ptr] <= fifoif.data_in;
26          fifoif.wr_ack <= 1;
27          wr_ptr <= wr_ptr + 1;
28          fifoif.overflow <=0;
29      end
30      else begin
31          fifoif.wr_ack <= 0;
32          if (fifoif.full && fifoif.wr_en) // bug2
33              fifoif.overflow <= 1;
34          else
35              fifoif.overflow <= 0;
36      end
37  end
38
39  always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
40      if (!fifoif.rst_n) begin
41          rd_ptr <= 0;
42          fifoif.underflow <=0;
43      end
44      else if (fifoif.rd_en && count != 0) begin
45          fifoif.data_out <= mem[rd_ptr];
46          rd_ptr <= rd_ptr + 1;
47          fifoif.underflow<=0;
48      end

```

```

44     else if (fifoif.rd_en && count != 0) begin
45         fifoif.data_out <= mem[rd_ptr];
46         rd_ptr <= rd_ptr + 1;
47         fifoif.underflow<=0;
48     end
49     else begin
50         if (fifoif.empty &&fifoif.rd_en)
51             fifoif.underflow <=1;
52         else
53             fifoif.underflow <=0;
54     end
55 end
56
57 always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
58     if (!fifoif.rst_n) begin
59         count <= 0;
60     end
61     else begin
62         if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
63             count <= count + 1;
64         else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
65             count <= count - 1;
66         else if ({fifoif.wr_en , fifoif.rd_en} == 2'b11) begin    //bug3
67             if (fifoif.full)
68                 count<=count-1;
69             if (fifoif.empty)
70                 count<=count+1;
71         end
72     end
73 end
74
75 assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
76 assign fifoif.empty = (count == 0)? 1 : 0;
77 assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; //bug4
78 assign fifoif.almostempty = (count == 1)? 1 : 0;
79
80
81 endmodule
82

```

Assertions:

```
79  property no_1;
80  @(posedge fifoif.clk) !fifoif.rst_n | => $past(!wr_ptr) && $past(!rd_ptr) && count == 0;
81  endproperty
82  property no_2;
83  @(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && !fifoif.full | => fifoif.wr_ack;
84  endproperty
85  property no_3;
86  @(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && fifoif.full | => fifoif.overflow;
87  endproperty
88  property no_4;
89  @(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.rd_en && fifoif.empty | => fifoif.underflow;
90  endproperty
91  property no_5;
92  @(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==0 | => $past(fifoif.empty);
93  endproperty
94  property no_6;
95  @(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==fifoif.FIFO_DEPTH | => $past(fifoif.full);
96  endproperty
97  property no_7;
98  @(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==fifoif.FIFO_DEPTH-1 | => $past(fifoif.almostfull);
99  endproperty
100 property no_8;
101 @(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==1 | => $past(fifoif.almostempty);
102 endproperty
103 property no_9;
104 @(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && !fifoif.full && wr_ptr==fifoif.FIFO_DEPTH-1 | => wr_ptr==0 ;
105 endproperty
106 property no_10;
107 @(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.rd_en && !fifoif.empty && rd_ptr==fifoif.FIFO_DEPTH-1 | => rd_ptr==0 ;
108 endproperty
109 property no_11;
110 @(posedge fifoif.clk) disable iff (!fifoif.rst_n) wr_ptr<=fifoif.FIFO_DEPTH-1 && rd_ptr<=fifoif.FIFO_DEPTH-1 && count<=fifoif.FIFO_DEPTH ;
111 endproperty
112
```

```

113
114 reset_assert:assert property (no_1);
115 reset_cover:cover property (no_1);
116 wr_ack_assert:assert property (no_2);
117 wr_ack_cover:cover property (no_2);
118 overflow_assert:assert property (no_3);
119 overflow_cover:cover property (no_3);
120 underflow_assert:assert property (no_4);
121 underflow_cover:cover property (no_4);
122 empty_assert:assert property (no_5);
123 empty_cover:cover property (no_5);
124 full_assert:assert property (no_6);
125 full_cover:cover property (no_6);
126 almostfull_assert:assert property (no_7);
127 almostfull_cover:cover property (no_7);
128 almostempty_assert:assert property (no_8);
129 almostempty_cover:cover property (no_8);
130 wraparound_wr_assert:assert property (no_9);
131 wraparound_wr_cover:cover property (no_9);
132 wraparound_rd_assert:assert property (no_10);
133 wraparound_rd_cover:cover property (no_10);
134 threshold_assert:assert property (no_11);
135 threshold_cover:cover property (no_11);
136 endmodule
137

```

Interface:

```

1 interface FIFO_if (clk);
2 parameter FIFO_WIDTH = 16;
3 parameter FIFO_DEPTH = 8;
4
5 input bit clk;
6
7 logic [FIFO_WIDTH-1:0] data_in;
8 logic rst_n, wr_en, rd_en;
9 logic [FIFO_WIDTH-1:0] data_out;
10 logic wr_ack, overflow;
11 logic full, empty, almostfull, almostempty, underflow;
12
13
14 modport DUT (input clk,data_in,rst_n,wr_en,rd_en,
15 | | | output data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
16 modport TEST (input clk,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow,
17 | | | output data_in,rst_n,wr_en,rd_en);
18 modport MON (input clk,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow,
19 | | | data_in,rst_n,wr_en,rd_en);
20 endinterface

```

Internal package:

```
1 package internal_pkg;  
2 bit test_finished ;  
3 integer error_count=0,correct_count=0;  
4  
5 endpackage
```

Transaction package:


```

1  package FIFO_transaction_pkg;
2  |class FIFO_transaction ;
3  |parameter FIFO_WIDTH = 16;
4  |parameter FIFO_DEPTH = 8;
5  |
6  |rand logic [FIFO_WIDTH-1:0] data_in;
7  |rand logic rst_n, wr_en, rd_en;
8  |logic [FIFO_WIDTH-1:0] data_out;
9  |logic wr_ack, overflow;
10 |logic full, empty, almostfull, almostempty, underflow;
11 |
12 |integer RD_EN_ON_DIST,WR_EN_ON_DIST;
13 |
14 |function new(input integer RD_EN_ON_DIST=30,WR_EN_ON_DIST=70);
15 |    this.RD_EN_ON_DIST=RD_EN_ON_DIST;
16 |    this.WR_EN_ON_DIST=WR_EN_ON_DIST;
17 |endfunction
18 |constraint rst_n_const {rst_n dist {0:=2,1:=98}};
19 |constraint wr_en_const {
20 |    wr_en dist{1:=WR_EN_ON_DIST,0:=(100-WR_EN_ON_DIST)};
21 |}
22 |constraint rd_en_const {
23 |    rd_en dist{1:=RD_EN_ON_DIST,0:=(100-RD_EN_ON_DIST)};
24 |}
25 |endclass
26 |endpackage

```

Coverage package:

```

1 package FIFO_coverage_pkg;
2 import FIFO_transaction_pkg::*;
3
4 class FIFO_coverage;
5     FIFO_transaction F_cvg_txn ;
6     covergroup cg ;
7     wr_en_cp:coverpoint F_cvg_txn.wr_en;
8     rd_en_cp:coverpoint F_cvg_txn.rd_en;
9     wr_ack_cp:coverpoint F_cvg_txn.wr_ack;
10    overflow_cp:coverpoint F_cvg_txn.overflow;
11    underflow_cp:coverpoint F_cvg_txn.underflow;
12    full_cp:coverpoint F_cvg_txn.full;
13    almostempty_cp:coverpoint F_cvg_txn.almostempty;
14    almostfull_cp:coverpoint F_cvg_txn.almostfull;
15    empty_cp:coverpoint F_cvg_txn.empty;
16
17    cross_1: cross wr_en_cp,rd_en_cp,wr_ack_cp;
18    cross_2: cross wr_en_cp,rd_en_cp,overflow_cp;
19    cross_3: cross wr_en_cp,rd_en_cp,underflow_cp;
20    cross_4: cross wr_en_cp,rd_en_cp,full_cp;
21    cross_5: cross wr_en_cp,rd_en_cp,almostempty_cp;
22    cross_6: cross wr_en_cp,rd_en_cp,almostfull_cp;
23    cross_7: cross wr_en_cp,rd_en_cp,empty_cp;
24    endgroup
25    function new();
26        cg=new();
27    endfunction
28    function void sample_data(input FIFO_transaction F_txn);
29        F_cvg_txn = F_txn ;
30        cg.sample();
31    endfunction
32 endclass
33 endpackage

```

Scoreboard package:

```

1  package FIFO_scoreboard_pkg;
2  import FIFO_transaction_pkg::*;
3  import internal_pkg::*;
4  class FIFO_scoreboard;
5  | FIFO_transaction tra = new();
6  parameter FIFO_WIDTH = 16;
7  parameter FIFO_DEPTH = 8;
8
9  logic wr_ack_ref, overflow_ref;
10 logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
11 logic [FIFO_WIDTH-1:0] data_out_ref;
12
13 logic [FIFO_WIDTH-1:0] fifo_queue [$];
14 int count_fifo =0;
15
16 task check_data (input FIFO_transaction t_obj) ;
17 | reference_model(t_obj) ;
18 | if ( ( data_out_ref===t_obj.data_out) )
19 | correct_count++;
20 | else begin
21 | | error_count++;
22 | | $display("%t,Error!,data_out=%0h,data_out_ref=%0h",$time,t_obj.data_out,data_out_ref);
23 | end
24 endtask
25 function void reference_model(input FIFO_transaction t_obj);
26 if(!t_obj.rst_n) begin
27 | | fifo_queue <= {};
28 | | count_fifo <= 0 ;
29 end
30 else begin
31 | | if (t_obj.wr_en && count_fifo < FIFO_DEPTH) begin
32 | | | fifo_queue.push_back(t_obj.data_in);
33 | | | count_fifo <= fifo_queue.size();
34 | | end
35 | | if (t_obj.rd_en && count_fifo!=0) begin
36 | | | data_out_ref <= fifo_queue.pop_front();
37 | | | count_fifo <= fifo_queue.size();
38 | | end
39 end
40
41 endfunction
42 endclass
43 endpackage

```

Monitor:

```

1  import FIFO_transaction_pkg::*;
2  import FIFO_scoreboard_pkg::*;
3  import FIFO_coverage_pkg::*;
4  import internal_pkg::*;
5
6  module FIFO_MONITOR (FIFO_if.MON fifoif);
7      FIFO_transaction tra = new();
8      FIFO_scoreboard sco = new();
9      FIFO_coverage cov= new() ;
10
11     initial begin
12
13         forever begin
14             @(negedge fifoif.clk);
15             assert(tra.randomize());
16             tra.rst_n= fifoif.rst_n;
17             tra.data_in = fifoif.data_in;
18             tra.wr_en = fifoif.wr_en;
19             tra.rd_en = fifoif.rd_en;
20             tra.full = fifoif.full ;
21             tra.empty = fifoif.empty ;
22             tra.wr_ack = fifoif.wr_ack ;
23             tra.almostempty = fifoif.almostempty ;
24             tra.almostfull = fifoif.almostfull ;
25             tra.data_out = fifoif.data_out ;
26             tra.overflow = fifoif.overflow ;
27             tra.underflow = fifoif.underflow ;
28
29             fork
30                 begin
31                     cov.sample_data(tra);
32                 end
33                 begin
34                     sco.check_data(tra);
35                 end
36             join
37             if (test_finished) begin
38                 $display("correct_count= %0d,error_count=%0d",correct_count,error_count);
39                 $stop;
40             end
41         end
42     end
43
44 endmodule

```

Testbench:

```

1  import FIFO_transaction_pkg::*;
2  import FIFO_scoreboard_pkg::*;
3  import internal_pkg::*;
4  module FIFO_tb (FIFO_if.TEST fifoif);
5      FIFO_transaction tra = new();
6
7      initial begin
8          fifoif.rst_n=0;
9          fifoif.rd_en=0;
10         fifoif.wr_en=0;
11         fifoif.data_in=0;
12         @(negedge fifoif.clk);
13         fifoif.rst_n=1;
14         @(negedge fifoif.clk);
15         @(negedge fifoif.clk);
16         repeat (1000)begin
17             assert(tra.randomize());
18             fifoif.rst_n=tra.rst_n;
19             fifoif.data_in=tra.data_in;
20             fifoif.wr_en=tra.wr_en;
21             fifoif.rd_en=tra.rd_en;
22             @(negedge fifoif.clk);
23             @(negedge fifoif.clk);
24         end
25
26
27         test_finished = 1;
28
29     end
30 endmodule
31

```

Top:

```

1  module FIFO_top ();
2
3      bit clk;
4      initial begin
5          clk=0;
6          forever #1 clk=~clk;
7      end
8      FIFO_if fifoif (clk);
9      FIFO_DUT (fifoif);
10     FIFO_tb TEST (fifoif);
11     FIFO_MONITOR MON (fifoif);
12
13 endmodule

```

Src_files_FIFO.list:

```

1  FIFO_if.sv
2  internal_pkg.sv
3  FIFO_transaction.sv
4  FIFO_scoreboard.sv
5  FIFO_coverage.sv
6  FIFO.sv
7  FIFO_tb.sv
8  FIFO_MONITOR.sv
9  FIFO_top.sv

```

Do file:

```

1  vlib work
2  vlog -f src_files_FIFO.list  +cover -covercells
3  vsim -voptargs=+acc work.FIFO_top -cover
4  add wave /FIFO_top/fifoif/*
5  coverage save FIFO_tb.ucdb -onexit -du FIFO
6  run 0
7
8

```

Code coverage:

coverage report by 80 with details

```
=====
=== Design Unit: work.FIFO
=====
Branch Coverage:
  Enabled Coverage          Bins    Hits    Misses  Coverage
  -----
  Branches                  28      28      0    100.00%

=====Branch Details=====

Branch Coverage for Design Unit work.FIFO

  Line      Item          Count    Source
  ----      -
  File FIFO.sv
  -----IF Branch-----
  19              2024    Count coming in to IF
  19          1          62      if (!fifoif.rst_n) begin
  24          1          743      else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
  30          1          1219      else begin
Branch totals: 3 hits of 3 branches = 100.00%

  -----IF Branch-----
  32              1219    Count coming in to IF
  32          1          659      if (fifoif.full && fifoif.wr_en) // bug2
  34          1          560      else
Branch totals: 2 hits of 2 branches = 100.00%

  -----IF Branch-----
  40              2024    Count coming in to IF
  40          1          62      if (!fifoif.rst_n) begin
  44          1          590      else if (fifoif.rd_en && count != 0) begin
  48          1          1372      else begin
Branch totals: 3 hits of 3 branches = 100.00%
```

```
Condition Coverage:
  Enabled Coverage          Bins    Covered    Misses  Coverage
  -----
  Conditions                20      20      0    100.00%

=====Condition Details=====

Condition Coverage for Design Unit work.FIFO --

  File FIFO.sv
  -----Focused Condition View-----
  Line      24 Item      1  (fifoif.wr_en && (count < fifoif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

  -----Focused Condition View-----
  Line      32 Item      1  (fifoif.full && fifoif.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  -----Focused Condition View-----
  Line      44 Item      1  (fifoif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

  -----Focused Condition View-----
  Line      49 Item      1  (fifoif.empty && fifoif.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  -----Focused Condition View-----
  Line      61 Item      1  ((~fifoif.rd_en && fifoif.wr_en) && ~fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%
```

```

Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Statements            27      27        0   100.00%

```

=====Statement Details=====

Statement Coverage for Design Unit work.FIFO --

Line	Item	Count	Source
----	----	----	-----
File FIFO.sv			
8			module FIFO(<u>FIFO_if.DUT fifoif</u>);
9			
10			
11			<u>localparam</u> max_fifo_addr = \$clog2(<u>fifoif.FIFO_DEPTH</u>);
12			
13			reg [<u>fifoif.FIFO_WIDTH-1:0</u>] mem [<u>fifoif.FIFO_DEPTH-1:0</u>];
14			
15			reg [<u>max_fifo_addr-1:0</u>] wr_ptr, rd_ptr;
16			reg [<u>max_fifo_addr:0</u>] count;
17			
18	1	2024	always @(posedge <u>fifoif.clk</u> or negedge <u>fifoif.rst_n</u>) begin
19			if (! <u>fifoif.rst_n</u>) begin
20	1	62	wr_ptr <= 0;
21	1	62	<u>fifoif.overflow</u> <=0; // bug1
22	1	62	<u>fifoif.wr_ack</u> <=0;
23			end
24			else if (<u>fifoif.wr_en</u> && count < <u>fifoif.FIFO_DEPTH</u>) begin
25	1	743	mem[wr_ptr] <= <u>fifoif.data_in</u> ;
26	1	743	<u>fifoif.wr_ack</u> <= 1;
27	1	743	wr_ptr <= wr_ptr + 1;
28			

```

Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              20      20        0   100.00%

```

=====Toggle Details=====

Toggle Coverage for Design Unit work.FIFO

	Node	1H->0L	0L->1H	"Coverage"
	-----	-----	-----	-----
Total Node Count	=	10		
Toggled Node Count	=	10		
Untoggled Node Count	=	0		

Toggle Coverage = 100.00% (20 of 20 bins)

=== Design Unit: work.FIFO_if

```


Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles              86      86        0   100.00%

```

=====Toggle Details=====


Toggle Coverage for Design Unit work.FIFO_if

Functional coverage:




Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/FIFO_coverage_p...		100.00%							
TYPE cg		100.00%	100	100.00...		✓		auto(1)	
CVP cg::wr...		100.00%	100	100.00...		✓			
CVP cg::rd...		100.00%	100	100.00...		✓			
CVP cg::wr...		100.00%	100	100.00...		✓			
CVP cg::ov...		100.00%	100	100.00...		✓			
CVP cg::un...		100.00%	100	100.00...		✓			
CVP cg::ful...		100.00%	100	100.00...		✓			
CVP cg::al...		100.00%	100	100.00...		✓			
CVP cg::al...		100.00%	100	100.00...		✓			
CVP cg::e...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			
CROSS cg::...		100.00%	100	100.00...		✓			

Assertion coverage:



Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
/FIFO_top/DUT/reset_cover	SVA	✓	Off	49	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/wr_ack_cover	SVA	✓	Off	712	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/overflow_cover	SVA	✓	Off	616	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/underflow_cover	SVA	✓	Off	14	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/empty_cover	SVA	✓	Off	70	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/full_cover	SVA	✓	Off	851	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/almostfull_cover	SVA	✓	Off	459	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/almostempty_cover	SVA	✓	Off	59	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/wraparound_wr_cover	SVA	✓	Off	79	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/wraparound_rd_cover	SVA	✓	Off	60	1	Unli...	1	100%	✓	✓	0	0	0 ns	0
/FIFO_top/DUT/threshold_cover	SVA	✓	Off	1954	1	Unli...	1	100%	✓	✓	0	0	0 ns	0

Wave and transcript:



```
/SIM 2> run -all
# correct_count= 2003,error_count=0
# ** Note: $stop      : FIFO_MONITOR.sv(40)
#   Time: 4006 ns  Iteration: 1  Instance: /FIFO_top/MON
# Break in Module FIFO_MONITOR at FIFO_MONITOR.sv line 40
```