## Momen Mostafa Mohamed Elzaghawy

# FIFO project

### Verification plan:

| label  | design requirement description   | stimulus generation        | functional coverage | functionality check                     |
|--------|--|----------------------------|---------------------|---|
| FIFO_1 | the rst n is asserted to check the reset functionality   | directed and randomization | 1                   | assertion to check rst. n functionality |
| FIFO 2 | the rst n is desserted and wr. en is asserted to check write functionality   | randomization              | cross coverage      | assertion to check write functionality  |
| FIFO_3 | $\label{the standard}  \mbox{the rst\_n} \mbox{ is desserted and } \mbox{rd\_en} \mbox{ is asserted to check read functionality} $ |                            | cross coverage      | assertion to check read functionality   |

### Design (with bugs):

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
 input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output full, empty, almostfull, almostempty, underflow;
 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
 reg [max_fifo_addr:0] count;
 always @(posedge clk or negedge rst_n) begin if (!rst_n) begin
         wr_ptr <= 0;
     else if (wr_en && count < FIFO_DEPTH) begin
         mem[wr_ptr] <= data_in;</pre>
         wr_ack <= 1;
         wr_ptr <= wr_ptr + 1;
         wr_ack <= 0;
         if (full & wr_en)
              overflow <= 1;
              overflow <= 0;
 always @(posedge clk or negedge rst_n) begin
     if (!rst_n) begin
         rd_ptr <= 0;
     else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
         rd_ptr <= rd_ptr + 1;
```

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
    else begin
        if (({wr_en, rd_en} == 2'b10) && !full)
            count <= count + 1;
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
            count <= count - 1;</pre>
    end
end
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign underflow = (empty && rd en)? 1 : 0;
assign almostfull = (count == FIFO DEPTH-2)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
endmodule
```

#### Bugs:

- 1- At rst\_n is asserted overflow and underflow and wr\_ack is deasserted
- 2- In line 35 full && wr\_en
- 3- The logic when wr\_en and rd\_en is asserted is missing
- 4- underflow logic is not right
- 5- in line 67 almost full logic is not right (FIFO\_DEPTH-1)
- 6- overflow must be 0 in successive write and underflow must be 0 in successive read

Design (with no bugs):

```
module FIFO(FIFO_if.DUT fifoif);
localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
reg [fifoif.FIF0_WIDTH-1:0] mem [fifoif.FIF0_DEPTH-1:0];
reg [max fifo addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    if (!fifoif.rst_n) begin
        wr_ptr <= 0;
        fifoif.overflow <=0; // bug1</pre>
        fifoif.wr_ack <=0;
    else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
        mem[wr_ptr] <= fifoif.data_in;</pre>
        fifoif.wr_ack <= 1;</pre>
        wr_ptr <= wr_ptr + 1;
       fifoif.overflow <=0;</pre>
    else begin
        fifoif.wr_ack <= 0;</pre>
        if (fifoif.full && fifoif.wr_en) // bug2
            fifoif.overflow <= 1;
             fifoif.overflow <= 0;
always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    if (!fifoif.rst_n) begin
        rd_ptr <= 0;
        fifoif.underflow <=0;</pre>
    else if (fifoif.rd en && count != 0) begin
        fifoif.data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
        fifoif.underflow<=0;</pre>
```

```
else if (fifoif.rd_en && count != 0) begin
              fifoif.data_out <= mem[rd_ptr];</pre>
              rd_ptr <= rd_ptr + 1;
              fifoif.underflow<=0;</pre>
              if (fifoif.empty &&fifoif.rd_en)
              fifoif.underflow <=1;</pre>
              fifoif.underflow <=0;</pre>
     end
     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
         if (!fifoif.rst_n) begin
              count <= 0;
              if (({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
                  count <= count + 1;</pre>
              else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
                  count <= count - 1;
               else if ({fifoif.wr_en , fifoif.rd_en} == 2'b11) begin //bug3
                  if (fifoif.full)
                  count<=count-1;</pre>
                  if (fifoif.empty)
                 count<=count+1;
               end
     end
     assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
     assign fifoif.empty = (count == 0)? 1 : 0;
     assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; //bug4
     assign fifoif.almostempty = (count == 1)? 1 : 0;
80
     endmodule
```

#### Assertions:

```
@(posedge fifoif.clk) !fifoif.rst_n |=> $past(!wr_ptr) && $past(!rd_ptr) && count == 0;
property no_2;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && !fifoif.full |=> fifoif.wr_ack;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && fifoif.full |=> fifoif.overflow;
property no_4;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.rd_en && fifoif.empty |=> fifoif.underflow;
property no_5;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==0 |=> $past(fifoif.empty);
property no 6;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==fifoif.FIFO_DEPTH |=> $past(fifoif.full);
property no_7;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==fifoif.FIFO_DEPTH-1 |=> $past(fifoif.almostfull);
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) count==1 |=> $past(fifoif.almostempty);
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && !fifoif.full && wr_ptr==fifoif.FIFO_DEPTH-1 |=> wr_ptr==0 ;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.rd_en && !fifoif.empty && rd_ptr==fifoif.FIFO_DEPTH-1 |=> rd_ptr==0;
@(posedge fifoif.clk) disable iff (!fifoif.rst_n) wr_ptr<=fifoif.FIFO_DEPTH-1 && rd_ptr<=fifoif.FIFO_DEPTH-1 && count<=fifoif.FIFO_DEPTH ;
```

```
114
           reset_assert:assert property (no_1);
           reset_cover:cover property (no_1);
115
           wr_ack_assert:assert property (no_2
wr_ack_cover:cover property (no_2);
116
                                                             ty (no_2);
117
           overflow_assert:assert property (no_3);
overflow_cover:cover property (no_3);
118
           120
121
           empty_assert:assert property (no_5);
empty_cover:cover property (no_5);
empty_cover:cover property (no_6);
122
123
           full_assert:assert property (no_6);
full_cover:cover property (no_6);
124
125
           almostfull_assert:assert property (no_7);
almostfull_cover:cover property (no_7);
126
127
           almostempty_assert:assert property (no_8);
almostempty_cover:cover property (no_8);
128
129
           wraparound_wr_assert:assert property (no_9);
wraparound_wr_cover:cover property (no_9);
wraparound_rd_assert:assert property (no_10);
wraparound_rd_cover:cover property (no_10);
threshold_assert:assert property (no_11);
133
           threshold_assert:assert property (no_11)
threshold_cover:cover property (no_11);
134
135
136
            endmodule
```

#### Interface:

```
interface FIF0_if (clk);
     parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    input bit clk;
    logic [FIFO_WIDTH-1:0] data_in;
    logic rst_n, wr_en, rd_en;
    logic [FIFO_WIDTH-1:0] data_out;
    logic wr_ack, overflow;
     logic full, empty, almostfull, almostempty, underflow;
    modport DUT (input clk,data_in,rst_n,wr_en,rd_en,
                output data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow);
     modport TEST (input clk,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow,
               output data in,rst n,wr en,rd en);
     modport MON (input clk,data_out,wr_ack,overflow,full,empty,almostfull,almostempty,underflow,
                data_in,rst_n,wr_en,rd_en);
20
     endinterface
```

Internal package:

```
package internal_pkg;
bit test_finished;
integer error_count=0,correct_count=0;
endpackage
```

Transaction package:

```
package FIFO_transaction_pkg;
      class FIFO_transaction ;
      parameter FIFO_WIDTH = 16;
     parameter FIFO_DEPTH = 8;
5
     rand logic [FIFO_WIDTH-1:0] data_in;
     rand logic rst_n, wr_en, rd_en;
     logic [FIFO_WIDTH-1:0] data_out;
     logic wr_ack, overflow;
     logic full, empty, almostfull, almostempty, underflow;
11
12
     integer RD EN ON DIST, WR EN ON DIST;
     function new(input integer RD_EN_ON_DIST=30,WR_EN_ON_DIST=70);
         this.RD EN ON DIST=RD EN ON DIST;
         this.WR_EN_ON_DIST=WR_EN_ON_DIST;
     endfunction
     constraint rst_n_const {rst_n dist {0:=2,1:=98};}
     constraint wr_en_const {
         wr_en dist{1:=WR_EN_ON_DIST,0:=(100-WR_EN_ON_DIST)};
     constraint rd en const {
         rd_en dist{1:=RD_EN_ON_DIST,0:=(100-RD_EN_ON_DIST)};
      endclass
     endpackage
```

```
package FIFO coverage pkg;
     import FIFO transaction pkg::*;
3
     class FIFO coverage;
        FIF0_transaction F_cvg_txn ;
         covergroup cg;
        wr_en_cp:coverpoint F_cvg_txn.wr_en;
        rd_en_cp:coverpoint F_cvg_txn.rd_en;
        wr_ack_cp:coverpoint F_cvg_txn.wr_ack;
        overflow_cp:coverpoint F_cvg_txn.overflow;
11
        underflow cp:coverpoint F cvg txn.underflow;
        full cp:coverpoint F cvg txn.full;
        almostempty_cp:coverpoint F_cvg txn.almostempty;
        almostfull_cp:coverpoint F_cvg_txn.almostfull;
        empty_cp:coverpoint F_cvg_txn.empty;
        cross_1: cross wr_en_cp,rd_en_cp,wr_ack_cp;
        cross_2: cross wr_en_cp,rd_en_cp,overflow_cp;
        cross_3: cross wr_en_cp,rd_en_cp,underflow_cp;
        cross 4: cross wr_en_cp,rd_en_cp,full_cp;
        cross_5: cross wr_en_cp,rd_en_cp,almostempty_cp;
        cross_6: cross wr_en_cp,rd_en_cp,almostfull_cp;
        cross_7: cross wr_en_cp,rd_en_cp,empty_cp;
         endgroup
         function new();
             cg=new();
         endfunction
         function void sample_data(input FIFO_transaction F_txn);
           F cvg txn = F txn;
           cg.sample();
         endfunction
     endclass
     endpackage
```

```
package FIFO_scoreboard_pkg;
import FIFO_transaction_pkg::*;
import internal_pkg::*;
class FIFO_scoreboard;
FIFO_transaction tra = new();
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
logic wr_ack_ref, overflow_ref;
logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
logic [FIFO_WIDTH-1:0] data_out_ref;
logic [FIFO_WIDTH-1:0] fifo_queue [$];
int count_fifo =0;
task check_data (input FIFO_transaction t_obj);
  reference_model(t_obj);
    if ( ( data_out_ref===t_obj.data_out) )
 correct_count++;
  else begin
    error count++;
    $display("%t,Error!,data_out=%0h,data_out_ref=%0h",$time,t_obj.data_out,data_out_ref);
  end
function void reference_model(input FIF0_transaction t_obj);
if(!t_obj.rst_n) begin
    fifo_queue <= {};</pre>
    count_fifo <= 0;</pre>
end
else begin
    if (t_obj.wr_en && count_fifo < FIFO_DEPTH) begin
        fifo_queue.push_back(t_obj.data_in);
        count_fifo <= fifo_queue.size();</pre>
    if (t_obj.rd_en && count_fifo!=0) begin
        data_out_ref <= fifo_queue.pop_front();</pre>
        count_fifo <= fifo_queue.size();</pre>
    end
end
endclass
endpackage
```

```
import FIFO_transaction_pkg::*;
     import FIF0_scoreboard_pkg::*;
     import FIFO_coverage_pkg::*;
     import internal_pkg::*;
     module FIFO_MONITOR (FIFO_if.MON fifoif);
         FIFO transaction tra = new();
         FIFO_scoreboard sco = new();
         FIFO_coverage cov= new();
         initial begin
             forever begin
                 @(negedge fifoif.clk);
                 assert(tra.randomize());
                 tra.rst_n= fifoif.rst_n;
                 tra.data_in = fifoif.data_in;
                 tra.wr_en = fifoif.wr_en;
                 tra.rd_en = fifoif.rd_en;
                 tra.full = fifoif.full ;
                 tra.empty = fifoif.empty ;
                 tra.wr_ack = fifoif.wr_ack;
                 tra.almostempty = fifoif.almostempty;
                 tra.almostfull = fifoif.almostfull;
                 tra.data_out = fifoif.data_out;
                 tra.overflow = fifoif.overflow;
                 tra.underflow = fifoif.underflow;
                fork
                     begin
                         cov.sample_data(tra);
                     begin
                         sco.check_data(tra);
                     end
                 join
                  if (test_finished) begin
                 $display("correct_count= %0d,error_count=%0d",correct_count,error_count);
                 $stop;
40
         end
         end
     endmodule
```

```
import FIFO_transaction_pkg::*;
     import FIFO_scoreboard_pkg::*;
     import internal_pkg::*;
     module FIFO_tb (FIFO_if.TEST fifoif);
         FIFO_transaction tra = new();
         initial begin
           fifoif.rst n=0;
           fifoif.rd_en=0;
           fifoif.wr_en=0;
11
           fifoif.data_in=0;
           @(negedge fifoif.clk);
           fifoif.rst_n=1;
           @(negedge fifoif.clk);
           @(negedge fifoif.clk);
          repeat (1000)begin
             assert(tra.randomize());
             fifoif.rst_n=tra.rst_n;
             fifoif.data_in=tra.data_in;
             fifoif.wr_en=tra.wr_en;
             fifoif.rd_en=tra.rd_en;
             @(negedge fifoif.clk);
             @(negedge fifoif.clk);
           test_finished = 1;
         end
     endmodule
31
```

```
1 module FIFO_top ();
2
3 bit clk;
4 initial begin
5 clk=0;
6 forever #1 clk=~clk;
7 end
8 FIFO_if fifoif (clk);
9 FIFO DUT (fifoif);
10 FIFO_tb TEST (fifoif);
11 FIFO_MONITOR MON (fifoif);
12
13 endmodule
```

#### Src\_files\_FIFO.list:

```
1 FIFO_if.sv
2 internal_pkg.sv
3 FIFO_transaction.sv
4 FIFO_scoreboard.sv
5 FIFO_coverage.sv
6 FIFO.sv
7 FIFO_tb.sv
8 FIFO_MONITOR.sv
9 FIFO_top.sv
```

#### Do file:


```
vlib work
vlog -f src_files_FIFO.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover
add wave /FIFO_top/fifoif/*
coverage save FIFO_tb.ucdb -onexit -du FIFO
run 0
7
```

#### Code coverage:


```
=== Design Unit: work.FIFO
  Enabled Coverage
                                 Hits Misses Coverage
                                          0 100.00%
Branch Coverage for Design Unit work.FIFO
                                 Count
                                         Source
 File FIFO.sv
  -----IF Branch----
                                  2024 Count coming in to IF
62 if (!fifoif.rst_n) begin
743 else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
1219 else begin
   24
   30
Branch totals: 3 hits of 3 branches = 100.00%
                                   1219 Count coming in to IF
659 if (fifoif.full && fifoif.wr_en) // bug2
560 else
Branch totals: 2 hits of 2 branches = 100.00%
           -----IF Branch----
                                  2024 Count coming in to IF
62 if (!fifoif.rst_n) begin
590 else if (fifoif.rd_en && count != 0) begin
1372 else begin
  40
  40
Branch totals: 3 hits of 3 branches = 100.00%
Condition Coverage:
                                   Enabled Coverage
    Conditions
Condition Coverage for Design Unit work.FIFO --
  File FIFO.sv
 -----Focused Condition View------
Line 24 Item 1 (fifoif.wr en && (count < fifoif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%
-------View-----
Line 32 Item 1 (fifoif.full && fifoif.wr_en)
Condition totals: 2 of 2 input terms covered = 100.00%
  ------Focused Condition View------
Line 44 Item 1 (fifoif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%
      ------Focused Condition View------
Line 49 Item 1 (fifoif.empty && fifoif.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%
-------Focused Condition View------
Line 61 Item 1 ((~fifoif.rd_en && fifoif.wr_en) && ~fifoif.full)
Condition totals: 3 of 3 input terms covered = 100.00%
```

```
Statement Coverage:
  Enabled Coverage
                           Bins
                                   Hits Misses Coverage
   Statements
                                             0 100.00%
Statement Coverage for Design Unit work.FIFO --
   Line
             Item
                                          Source
 File FIFO.sv
                                          module FIFO(FIFO if.DUT fifoif);
   10
                                          localparam max fifo addr = $clog2(fifoif.FIFO_DEPTH);
                                          reg [fifoif.FIFO WIDTH-1:0] mem [fifoif.FIFO DEPTH-1:0];
   13
                                          reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
                                          reg [max_fifo_addr:0] count;
   16
                                   2024
                                          always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
                                            if (!fifoif.rst n) begin
   19
                                                  wr ptr <= 0;
   20
                                    62
                                                fifoif.overflow <=0; // bug1</pre>
                                                fifoif.wr_ack <=0;</pre>
   23
                                            end
                                            else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
    mem[wr_ptr] <= fifoif.data_in;</pre>
                                                   fifoif.wr ack <= 1;
   26
                1
                                    743
                                                   wr ptr <= wr ptr + 1;
Toggle Coverage:
   Enabled Coverage
                             Bins
                                           Misses Coverage
                              20
                                      20
                                            0 100.00%
   Toggles
Toggle Coverage for Design Unit work.FIFO
                                       Node 1H->0L 0L->1H "Coverage"
Total Node Count
                          10
Toggled Node Count =
                          10
Untoggled Node Count =
Toggle Coverage = 100.00% (20 of 20 bins)
=== Design Unit: work.FIFO if
Toggle Coverage:
   Enabled Coverage
                                     Hits
                            Bins
                                           Misses Coverage
   Toggles
                             86 86 0 100.00%
Toggle Coverage for Design Unit work.FIFO if
```


### Functional coverage:



# Assertion coverage:



## Wave and transcript:



```
/SIM 2> run -all
correct_count= 2003,error_count=0
** Note: $stop : FIFO_MONITOR.sv(40)
Time: 4006 ns Iteration: 1 Instance: /FIFO_top/MON
Break in Module FIFO_MONITOR at FIFO_MONITOR.sv line 40
```