
# Momen Mostafa Mohamed Elzaghawy

# FIFO\_UVM\_project

# Verification plan:

II A	В	C	U	į t
label	design requirement description	stimulus generation	functional coverage	functionality check
FIFO_1	the rst_n is asserted to check the reset functionality	directed and randomization		assertion to check rst_n functionality
FIFO_2	$\label{the:continuous} the \ rst\_n \ is \ desserted \ and \ wr\_en \ is \ asserted \ to \ check \ write \ functionality$	randomization	cross coverage	assertion to check write functionality
FIFO_3	$the\ rst\_n\ is\ desserted\ and\ rd\_en\ is\ asserted\ to\ check\ read\ functionality$	randomization	cross coverage	assertion to check read functionality
FIFO_4	the rst_n is desserted and rd_en =1,wr_en=1 to check the functionality	randomization	cross coverage	assertion to check read functionality

# UVM\_structure:



### Testbench flow:

### • FIFO\_top module:

- 1. instantiates the DUT, FIFO\_interface & bind assertions (FIFO\_SVA).
- 2. Generate the clock.
- 3. Passes interface (virtual FIFO\_interface) using configuration database (Shared database between components).
- 4. Runs test.

### • FIFO\_test:

- 1. Build the FIFO\_env & Sequences.
- 2. Retrieve the virtual interface from the configuration database by configuration object (Object holds configuration settings and parameters for UVM components).
- 3. Sets the configuration object into the configuration database.
- 4. Builds the environment (FIFO\_env)
- 5. Starts sequences on the sequencer.

#### • Sequences:

- 1. There are 4 sequences: Reset, Write only, Read only, Write Read.
- 2. Core stimulus of any verification plan.
- 3. Written within task body.

### • FIFO\_sequence\_item:

- 1. Data fields to communicate with DUT (Input & Output signals).
- 2. Randomizes signals.
- 3. Constraints blocks are added here to ensure verification plan.

#### • FIFO\_env:

Builds and connects scoreboard (FIFO\_scoreboard), Coverage collector (FIFO\_coverage), agent (FIFO agent) and analysis components (Ports & Exports).

### • FIFO\_sequencer:

Generates transactions as class objects and sends it to the driver (FIFO\_driver) for execution.

### • FIFO\_driver:

- 1. Pulls the next item from the sequencer.
- 2. Drives the sequence item in the run phase task using the virtual interface.

### • FIFO\_monitor:

Captures signals information from DUT, translates it into sequence items and finally sends it analysis components (Ports & Exports).

### • FIFO\_scoreboard:

- 1. Receives sequence items from the monitor.
- 2. Runs input signals to the reference model (Task or Module but I have used a task) to compare the DUT output with the expected output to check the functionality of the FIFO.

### • FIFO\_coverage:

- 1. Receives sequence items from the monitor.
- 2. Contains the covergroups to ensure the verification plan.
- 3. Samples the data fields for functional coverage.

### Assertions table:

A feature	B
	assertion  @(posedge fifoif.clk) !fifoif.rst_n  => \$past( FIFO.wr_ptr) && \$past( FIFO.rd_ptr) && FIFO.count == 0;
whenever the rst_n is deasserted , wr_en is 1 , full is 0 $$ then wr_ack is asserted	@(posedge fifoif.clk) disable iff ( fifoif.rst_n) fifoif.wr_en &&  fifoif.full  >> fifoif.wr_ack;
whenever the rst_n is deasserted , wr_en is 1 , full is 1 then overflow is asserted	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.wr_en && fifoif.full  -> fifoif.overflow;
whenever the rst_n is deasserted , rd_en is 1 , empty is 1 then underflow is asserted	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) fifoif.rd_en && fifoif.empty  => fifoif.underflow;
whenever the rst_n is deasserted , count=0 then empty is asserted	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) FIFO.count==0  => \$past(fifoif.empty);
whenever the rst_n is deasserted , count=FIFO_DEPTH then full is asserted	@(posedge fifoif.clk) disable iff ( fifoif.rst_n) FIFO.count==fifoif.FIFO_DEFTH  => \$past(fifoif.full);
whenever the rst_n is deasserted , count=FIFO_DEPTH-1 then almostfull is asserted ${f x}$	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) FIFO.count=#fifoif.FIFO_DEFTH-1  =&gt; \$past(fifoif.almostfull);</pre>
whenever the rst_n is deasserted , count=1 then almostempty is asserted	<pre>@(posedge fifoif.clk) disable iff (!fifoif.rst_n) FIFO.count==1  =&gt; \$past(fifoif.almostempty);</pre>
whenever the rst_n is deasserted , wr_en is 1 , full is 0 , wr_ptr=FIFO_DEPTH-1 then wr_ptr is asserted 10	@(posedge fifoif.clk) disable iff (!fifoif.rst_m) fifoif.wr_en && !fifoif.full && FIFO.wr_ptr==fifoif.FIFO_DEPTH-1  => FIFO.wr_ptr==0 ;
whenever the rst_n is deasserted , rd_en is 1 , empty is 0 , rd_ptr=FIFO_DEPTH-1 then rd_ptr is asserted.	od @(posedge fifoif.clk) disable iff ( fifoif.rst_n) fifoif.rd_en && !fifoif.empty && FIFO.rd_ptr==fifoif.FIFO_DEPTH-1  => FIFO.rd_ptr==0 ;
at any time the wr_ptr <= FIFO_DEPTH-1 , rd_ptr <= FIFO_DEPTH-1 , count <= FIFO_DEPTH  12	@(posedge fifoif.clk) disable iff (!fifoif.rst_n) FIFO.wr_ptr<-fifoif.FIFO_DEPTH-1 && FIFO.rd_ptr<-fifoif.FIFO_DEPTH-1 && FIFO.count<-fifoif.FIFO_DEPTH ;

# Bugs:

- 1- At rst\_n is asserted overflow and underflow and wr\_ack is deasserted
- 2- In line 35 full && wr\_en
- 3- The logic when wr\_en and rd\_en is asserted is missing
- 4- underflow logic is not right
- 5- in line 67 almost full logic is not right (FIFO\_DEPTH-1)
- 6- overflow must be 0 when successful write , underflow must be 0 when successful read

### Design (with bugs):

```
module FIFO(data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);
parameter FIFO_WIDTH = 16;
 parameter FIFO_DEPTH = 8;
input [FIFO_WIDTH-1:0] data_in;
input clk, rst_n, wr_en, rd_en;
output reg [FIFO_WIDTH-1:0] data_out;
output reg wr_ack, overflow;
output full, empty, almostfull, almostempty, underflow;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
 reg [max_fifo_addr:0] count;
 always @(posedge clk or negedge rst_n) begin
         wr_ptr <= 0;
     else if (wr_en && count < FIFO_DEPTH) begin
       mem[wr_ptr] <= data_in;</pre>
         wr_ack <= 1;
         wr_ptr <= wr_ptr + 1;
         wr_ack <= 0;
         if (full & wr_en)
             overflow <= 1;
            overflow <= 0;
 always @(posedge clk or negedge rst_n) begin
     if (!rst_n) begin
        rd_ptr <= 0;
     else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
         rd_ptr <= rd_ptr + 1;
```

```
always @(posedge clk or negedge rst_n) begin

if (!rst_n) begin

count <= 0;

end

else begin

if (({wr_en, rd_en} == 2'b10) && !full)

count <= count + 1;

else if (({wr_en, rd_en} == 2'b01) && !empty)

count <= count - 1;

end

end

assign full = (count == FIFO_DEPTH)? 1 : 0;

assign empty = (count == 0)? 1 : 0;

assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;

assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;

assign almostempty = (count == 1)? 1 : 0;

endmodule
```

# Design (with no bugs):

```
module FIFO(FIFO if.DUT fifoif);
10
11
     localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
     reg [fifoif.FIF0_WIDTH-1:0] mem [fifoif.FIF0_DEPTH-1:0];
14
     reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
     reg [max_fifo_addr:0] count;
18
     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
19
         if (!fifoif.rst_n) begin
20
              wr_ptr <= 0;
              fifoif.overflow <=0; // bug1</pre>
              fifoif.wr_ack <=0;
24
         else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
              mem[wr_ptr] <= fifoif.data_in;</pre>
26
              fifoif.wr_ack <= 1;</pre>
             wr_ptr <= wr_ptr + 1;
             fifoif.overflow <=0;</pre>
              fifoif.wr ack <= 0;
              if (fifoif.full && fifoif.wr_en) // bug2
                  fifoif.overflow <= 1;</pre>
                  fifoif.overflow <= 0;</pre>
     end
     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
         if (!fifoif.rst_n) begin
41
              rd_ptr <= 0;
42
              fifoif.underflow <=0;</pre>
         else if (fifoif.rd_en && count != 0) begin
              fifoif.data_out <= mem[rd_ptr];</pre>
              rd_ptr <= rd_ptr + 1;
              fifoif.underflow<=0;</pre>
```

```
else if (fifoif.rd_en && count != 0) begin
              fifoif.data_out <= mem[rd_ptr];</pre>
              rd_ptr <= rd_ptr + 1;
              fifoif.underflow<=0;</pre>
              if (fifoif.empty &&fifoif.rd_en)
              fifoif.underflow <=1;</pre>
              fifoif.underflow <=0;</pre>
     end
     always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
          if (!fifoif.rst_n) begin
              count <= 0;
              if (({fifoif.wr_en, fifoif.rd_en} == 2'b10) && !fifoif.full)
                  count <= count + 1;</pre>
              else if ( ({fifoif.wr_en, fifoif.rd_en} == 2'b01) && !fifoif.empty)
                  count <= count - 1;</pre>
                else if ({fifoif.wr_en , fifoif.rd_en} == 2'b11) begin //bug3
                  if (fifoif.full)
                  count<=count-1;</pre>
                  if (fifoif.empty)
                  count<=count+1;</pre>
                end
     assign fifoif.full = (count == fifoif.FIFO_DEPTH)? 1 : 0;
     assign fifoif.empty = (count == 0)? 1 : 0;
     assign fifoif.almostfull = (count == fifoif.FIFO_DEPTH-1)? 1 : 0; //bug4
     assign fifoif.almostempty = (count == 1)? 1 : 0;
80
     endmodule
```

### Assertions:

```
module FIFO_SVA(FIFO_if_BOUT fifoif);

property no_1;

@(posedge fifoif_clk) | fifoif_rst_n | => $past(|FIFO.wr_ptr) && $past(|FIFO.rd_ptr) && FIFO.count == 0;
endproperty
property no_2;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif.wr_en && | fifoif_full | >> fifoif_wr_ack;
endproperty
property no_3;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_wr_en && | fifoif_full | >> fifoif_wr_ack;
endproperty
property no_4;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_wr_en && | fifoif_ent] | >> fifoif_wr_en && |
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_wr_en && |
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_wr_en && |
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifo.count==0 | -> $past(|fifoif_ent]);
endproperty
property no_5;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifo.count==fifoif_FIFO_DEPTH | -> *past(|fifoif_full);
endproperty
property no_5;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifo.count==fifoif_FIFO_DEPTH | -> *past(|fifoif_almostfull);
endproperty
property no_8;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifo.count==1 | -> *past(|fifoif_almostempty);
endproperty
property no_8;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_wr_en && |fifoif_full && FIFO.wr_ptr==fifoif_FIFO_DEPTH-1 | -> FIFO.wr_ptr==0;
endproperty
property no_10;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_wr_en && |fifoif_ent| && |FIFO.rd_ptr==fifoif_FIFO_DEPTH-1 | -> FIFO.rd_ptr==0;
endproperty
property no_11;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_rd_en && |fifoif_ent| && |FIFO.rd_ptr==fifoif_FIFO_DEPTH-1 | -> FIFO.count<=fifoif_FIFO_DEPTH-1 | -> |FIFO.count<=fifoif_FIFO_DEPTH-1 | -> |FIFO.rd_ptr==0;
endproperty
property no_1;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_rd_en && |fifoif_ent| && |fiFO.rd_ptr==fifoif_FIFO_DEPTH-1 | -> |FIFO.rd_ptr==0;
endproperty
property no_1;
@(posedge fifoif_clk) disable iff (|fifoif_rst_n) fifoif_rd_en && |fifoif_ent| && |fiFO.rd_ptr==|fifoif_ent| && |fifoif
```

```
reset_assert:assert property (no_1);
reset_cover:cover property (no_1);
wr_ack_assert:assert property (no_2);
wr_ack_cover:cover_property (no_2);
                                        rty (no 2);
wr_ack_cover:cover property (no_2);
overflow_assert:assert property (no_3);
overflow_cover:cover property (no_3);
overflow cover:cover prope
underflow_assert:assert property (no_4);
underflow_cover:cover_property (no_4);
underflow_cover:cover prop
                                          rty (no_4);
empty_assert:assert property
empty_cover:cover property (no_5);
full_assert:assert property (no_6);
full_cover:cover property (no_6);
almostfull_assert:assert property (no_7);
almostfull_seven;seven_necepty (no_7);
almostfull_cover:cover property (no_7);
almostempty_assert:assert property
almostempty_cover:cover proper
                                                  (no_8);
wraparound_wr_assert:assert property (no_9);
wraparound_wr_cover:cover property (no_9);
wraparound_rd_assert:assert property (no_10);
wraparound_rd_cover:cover property (no_10);
threshold_assert:assert property (no_11);
threshold_assert:assert proper
threshold_cover:cover prop
                                         erty (no 11);
endmodule
```

### Interface:

### Top:

```
import uvm pkg::*;
     `include "uvm_macros.svh"
     import FIFO_test_pkg::*;
      module FIFO_top();
         bit clk;
         initial begin
             forever
                 #1 clk = \sim clk;
         FIF0_if fifoif(clk);
         FIFO DUT(fifoif);
         bind FIF0 FIF0_SVA FIF0_SVA_inst(fifoif);
         initial begin
             uvm_config_db#(virtual FIFO_if)::set(null,"uvm_test_top","FIFO_IF",fifoif);
             run_test("FIFO_test");
21
      endmodule
```

#### Test:

```
ackage FIFO_test_pkg;
import uvm_pkg::*;
import FIFO_env_pkg::*;
import FIFO_reset_sequence_pkg::*;
import FIFO write sequence pkg::*;
import FIFO_write_read_sequence_pkg::*;
import FIFO_config_pkg::*;
    virtual FIF0_if FIF0_vif;
    FIFO write sequence write seq;
    FIF0_write_read_sequence write_read_seq;
    FIFO_reset_sequence reset_seq;
    FIF0_config FIF0_cfg;
    function new(string name = "FIFO_test", uvm_component parent = null);
       super.new(name,parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        env = FIF0_env::type_id::create("env",this);
        FIFO_cfg = FIFO_config::type_id::create("FIFO_cfg",this);
        write_seq = FIF0_write_sequence::type_id::create("write_seq",this);
        read_seq = FIF0_read_sequence::type_id::create("read_seq",this);
        write_read_seq = FIF0_write_read_sequence::type_id::create("write_read_seq",this);
        reset_seq = FIFO_reset_sequence::type_id::create("reset_seq",this);
        if(!uvm_config_db #(virtual FIF0_if)::get(this, "","FIF0_IF",FIF0_cfg.FIF0_vif))
            `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the FIFO from the uvm_config_db")
       uvm config db #(FIFO config)::set(this, "*", "CFG", FIFO cfg);
```

```
task run_phase(uvm_phase phase);
         super.run_phase(phase);
         phase.raise_objection(this);
         `uvm_info("run_phase", "Reset_Assertion", UVM_LOW)
         reset_seq.start(env.agt.sqr);
         `uvm_info("run_phase", "Reset_Deassertion", UVM_LOW)
`uvm_info("run_phase", "Stimulus Generation Started_1", UVM_LOW)
         write_seq.start(env.agt.sqr);
         `uvm_info("run_phase", "Stimulus Generation                                   Ended_1", UVM_LOW)
         `uvm_info("run_phase", "Stimulus Generation Started_2", UVM_LOW)
         read_seq.start(env.agt.sqr);
         `uvm_info("run_phase", "Stimulus Generation Ended_2", UVM_LOW)
         `uvm_info("run_phase", "Stimulus Generation Started_3", UVM_LOW)
write_read_seq.start(env.agt.sqr);
         `uvm_info("run_phase", "Stimulus Generation Ended_3", UVM_LOW)
         `uvm_info("run_phase", "Reset_Assertion", UVM_LOW)
         reset_seq.start(env.agt.sqr);
         `uvm_info("run_phase", "Reset_Deassertion", UVM_LOW)
         phase.drop_objection(this);
endclass
endpackage
```

### **Environment:**

```
package FIFO_env_pkg;
     import uvm_pkg::*;
     `include "uvm macros.svh"
     import FIFO_agent_pkg::*;
     import FIFO_scoreboard_pkg::*;
     import FIFO coverage pkg::*;
     class FIFO env extends uvm env;
         `uvm_component_utils(FIFO_env)
10
         FIFO_agent agt;
         FIFO scoreboard sb;
         FIFO_coverage cov;
         function new(string name = "FIFO_env", uvm_component parent = null);
             super.new(name,parent);
         function void build_phase(uvm_phase phase);
             super.build_phase(phase);
             agt = FIFO agent::type id::create("agt",this);
             sb = FIFO scoreboard::type id::create("sb",this);
             cov = FIF0_coverage::type_id::create("cov",this);
         endfunction
         function void connect phase(uvm phase phase);
             super.connect_phase(phase);
             agt.agt ap.connect(sb.sb export);
             agt.agt_ap.connect(cov.cov_export);
     endclass
     endpackage
```

### Agent:

```
package FIFO_agent_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO_sequence_item_pkg::*;
import FIF0_config_pkg::*;
import FIF0_sequencer_pkg::*;
import FIFO_driver_pkg::*;
import FIFO_monitor_pkg::*;
class FIFO_agent extends uvm_agent;
    `uvm component utils(FIFO agent)
    FIF0_sequencer sqr;
    FIF0_driver drv;
    FIFO_monitor mon;
    FIF0_config FIF0_cfg;
    uvm_analysis_port #(FIFO_sequence_item) agt_ap;
    function new(string name = "FIFO_agent", uvm_component parent = null);
        super.new(name,parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if(!uvm_config_db #(FIFO_config)::get(this,"","CFG",FIFO_cfg)) begin
            `uvm_fatal("build_phase", "Test - Unable to get configuration object")
        sqr = FIFO_sequencer::type_id::create("sqr",this);
        drv = FIF0_driver::type_id::create("drv",this);
        mon = FIF0_monitor::type_id::create("mon",this);
        agt_ap = new("agt_ap",this);
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        drv.FIF0_vif = FIF0_cfg.FIF0_vif;
        mon.FIFO_vif = FIFO_cfg.FIFO_vif;
        drv.seq_item_port.connect(sqr.seq_item_export);
        mon.mon_ap.connect(agt_ap);
endclass
endpackage
```

# Config:

```
package FIFO_config_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     class FIFO_config extends uvm_object;
         `uvm_object_utils(FIFO_config)
         virtual FIF0_if FIF0_vif;
8
         function new(string name = "FIFO_config");
10
            super.new(name);
11
        endfunction
12
     endclass
13
     endpackage
```

# Sequence item:

```
package FIFO_sequence_item_pkg;
import uvm_pkg::*;
`include "uvm_macros.svh"
class FIF0_sequence_item extends uvm_sequence_item;
     uvm_object_utils(FIFO_sequence_item)
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
rand bit [FIFO_WIDTH-1:0] data_in;
rand bit rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;
integer RD_EN_ON_DIST=30,WR_EN_ON_DIST=70;
function new(string name = "FIFO_sequence_item");
        super.new(name);
constraint rst_n_const {rst_n dist {0:=2,1:=98};}
constraint wr_en_const {
    wr_en dist{1:=WR_EN_ON_DIST,0:=(100-WR_EN_ON_DIST)};
constraint rd en const {
    rd_en dist{1:=RD_EN_ON_DIST,0:=(100-RD_EN_ON_DIST)};
    function string convert2string();
        return $sformatf("%s rst_n = 0x%0b, wr_en = 0x%0b, rd_en = 0x%0b, data_in = %0h ,data_out = %0h,
        almostfull=%0b,almostempty=%0b",super.convert2string(),rst_n,wr_en,rd_en,data_in,data_out,wr_ack,full,
        empty,overflow,underflow,almostfull,almostempty);
    function string convert2string_stimulus();
        return $sformatf("rst_n = 0x%0b, wr_en = 0x%0b, rd_en = 0x%0b, data_in = %0h",rst_n,wr_en,rd_en,data_in);
endpackag
```

### Reset sequence:

```
package FIFO_reset_sequence_pkg;
import uvm_pkg::*;
import FIFO_sequence_item_pkg::*;

class FIFO_reset_sequence extends uvm_sequence #(FIFO_sequence_item);

vuvm_object_utils(FIFO_reset_sequence)
FIFO_sequence_item seq_item;

function new(string name = "FIFO_reset_sequence");

super.new(name);
endfunction

task body;

seq_item = FIFO_sequence_item::type_id::create("seq_item");
seq_item.rst_n = 0; seq_item.data_in = 0; seq_item.wr_en =0; seq_item.rd_en =0;
finish_item(seq_item);
endtask
endclass
endpackage
```

### Write sequence:

```
package FIFO write sequence pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO_sequence_item_pkg::*;
     class FIFO write sequence extends uvm sequence #(FIFO sequence item);
         `uvm object utils(FIFO write sequence)
         FIFO sequence item seq item;
         function new(string name = "FIFO_write_sequence");
             super.new(name);
14
         task body;
             seq item = FIFO sequence item::type id::create("seq item");
             repeat(1000) begin
                 start_item(seq_item);
                 seq_item.randomize(rst_n);
                 seq item.wr en=1;
                 seq_item.rd_en=0;
                 seq_item.randomize(data_in);
                 finish_item(seq_item);
             end
         endtask
     endclass
     endpackage
```

### Read sequence:

```
package FIFO_read_sequence_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO_sequence_item_pkg::*;
     class FIFO_read_sequence extends uvm_sequence #(FIFO_sequence_item);
         `uvm_object_utils(FIFO_read_sequence)
         FIFO_sequence_item seq_item;
         function new(string name = "FIFO_read_sequence");
             super.new(name);
         task body;
             seq_item = FIFO_sequence_item::type_id::create("seq_item");
             repeat(1000) begin
16
                 start_item(seq_item);
                 seq_item.randomize(rst_n);
                 seq_item.wr_en=0;
                 seq_item.rd_en=1;
                 seq_item.randomize(data_in);
                 finish_item(seq_item);
             end
     endclass
     endpackage
```

### Write and read sequence:

```
package FIF0_write_read_sequence_pkg;
    import uvm_pkg::*;
    `include "uvm_macros.svh"
    import FIFO_sequence_item_pkg::*;
    class FIFO_write_read_sequence extends uvm_sequence #(FIFO_sequence_item);
         `uvm_object_utils(FIFO_write_read_sequence)
        FIFO_sequence_item seq_item;
9
        function new(string name = "FIFO_write_read_sequence");
            super.new(name);
        task body;
            seq_item = FIFO_sequence_item::type_id::create("seq_item");
            repeat(1000) begin
                start_item(seq_item);
                seq_item.randomize(rst_n);
                seq item.wr en=1;
                seq_item.rd_en=1;
                seq item.randomize(data in);
                finish_item(seq_item);
    endclass
    endpackage
```

### Sequencer:

#### Driver:

```
package FIFO_driver_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO_sequence_item_pkg::*;
     class FIFO_driver extends uvm_driver #(FIFO_sequence_item);
         `uvm_component_utils(FIFO_driver)
         virtual FIFO if FIFO vif;
         FIFO sequence item stim seq item;
         function new(string name = "FIFO_driver", uvm_component parent = null);
             super.new(name,parent);
         task run_phase(uvm_phase phase);
             super.run_phase(phase);
             forever begin
                 stim_seq_item = FIFO_sequence_item::type_id::create("stim_seq_item");
                 seq_item_port.get_next_item(stim_seq_item);
                 FIFO vif.data in = stim_seq_item.data_in;
                 FIFO_vif.rst_n = stim_seq_item.rst_n;
                 FIFO_vif.wr_en = stim_seq_item.wr_en;
                 FIFO_vif.rd_en = stim_seq_item.rd_en;
                 @(negedge FIFO vif.clk);
                 seq item port.item done();
                 `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
     endclass
32
     endpackage
```

#### Monitor:

```
package FIFO_monitor_pkg;
     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import FIFO_sequence_item_pkg::*;
     class FIFO_monitor extends uvm_monitor;
         `uvm_component_utils(FIFO_monitor)
         virtual FIFO if FIFO vif;
         FIFO_sequence_item rsp_seq_item;
         uvm_analysis_port #(FIFO_sequence_item) mon_ap;
         function new(string name = "FIFO_monitor", uvm_component parent = null);
             super.new(name,parent);
         function void build_phase(uvm_phase phase);
             super.build phase(phase);
             mon_ap = new("mon_ap",this);
         task run_phase(uvm_phase phase);
             super.run_phase(phase);
             forever begin
                 rsp_seq_item = FIFO_sequence_item::type_id::create("rsp_seq_item");
                 @(negedge FIFO_vif.clk);
                 rsp_seq_item.data_in = FIFO_vif.data_in;
                 rsp_seq_item.rst_n = FIFO_vif.rst_n;
                 rsp_seq_item.rd_en = FIFO_vif.rd_en;
                 rsp seq item.wr en = FIFO vif.wr en;
                 rsp_seq_item.data_out = FIFO_vif.data_out;
                 rsp_seq_item.wr_ack = FIF0_vif.wr_ack;
                 rsp_seq_item.full = FIFO_vif.full;
                 rsp_seq_item.empty = FIFO_vif.empty;
                 rsp_seq_item.overflow =FIF0_vif.overflow;
                 rsp_seq_item.underflow = FIFO_vif.underflow;
                 rsp seq item.almostempty = FIFO vif.almostempty;
38
                 rsp_seq_item.almostfull = FIFO_vif.almostfull;
                 mon_ap.write(rsp_seq_item);
                  `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
         endtask
     endclass
     endpackage
```

### Coverage:

```
package FIFO coverage pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import FIFO sequence item pkg::*;
class FIFO coverage extends uvm component;
    `uvm component utils(FIFO coverage)
    uvm analysis export #(FIFO sequence item) cov export;
    uvm tlm analysis fifo #(FIFO sequence item) cov fifo;
    FIFO sequence item seq item cov;
    covergroup cg;
  wr en cp:coverpoint seq item cov.wr en;
   rd en cp:coverpoint seq item cov.rd en;
  wr_ack_cp:coverpoint seq_item_cov.wr_ack;
   overflow cp:coverpoint seq item cov.overflow;
   underflow cp:coverpoint seq item cov.underflow;
   full cp:coverpoint seq item cov.full;
   almostempty_cp:coverpoint seq_item_cov.almostempty;
   almostfull_cp:coverpoint seq_item_cov.almostfull;
   empty cp:coverpoint seq item cov.empty;
   cross 1: cross wr en cp,rd en cp,wr ack cp;
  cross_2: cross wr_en_cp,rd_en_cp,overflow_cp;
  cross_3: cross wr_en_cp,rd_en_cp,underflow_cp;
  cross 4: cross wr en cp,rd en cp,full cp;
   cross 5: cross wr en cp,rd en cp,almostempty cp;
   cross 6: cross wr_en_cp,rd_en_cp,almostfull_cp;
   cross_7: cross wr_en_cp,rd_en_cp,empty_cp;
   endgroup
    function new(string name = "FIFO coverage", uvm_component parent = null);
        super.new(name,parent);
        cg = new();
    endfunction
    function void build_phase(uvm_phase phase);
        super.build phase(phase);
        cov_export = new("cov_export",this);
        cov_fifo = new("cov_fifo",this);
    endfunction
```

```
function void connect_phase(uvm_phase phase);

super.connect_phase(phase);

cov_export.connect(cov_fifo.analysis_export);

endfunction

task run_phase(uvm_phase phase);

super.run_phase(phase);

forever begin

cov_fifo.get(seq_item_cov);

cg.sample();

endclass

endclass

endpackage
```

### Scoreboard:

```
package FIFO_scoreboard_pkg;
import uvm_pkg::*;
`include "uvm macros.svh"
import FIFO_sequence_item_pkg::*;
class FIFO_scoreboard extends uvm_scoreboard;
    `uvm_component_utils(FIFO_scoreboard)
    uvm_analysis_export #(FIFO_sequence_item) sb_export;
    uvm_tlm_analysis_fifo #(FIFO_sequence_item) sb_fifo;
    FIFO_sequence_item seq_item_sb;
    int error_count = 0;
    int correct_count = 0;
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
logic [FIFO_WIDTH-1:0] data_out_ref;
logic [FIFO_WIDTH-1:0] fifo_queue [$];
int count_fifo =0;
   function new(string name = "FIFO_scoreboard", uvm_component parent = null);
       super.new(name,parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        sb_export = new("sb_export",this);
        sb_fifo = new("sb_fifo",this);
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        sb export.connect(sb fifo.analysis export);
```

```
task run_phase(nm_phase phase);
speptrum_phase(seq_itase);
speptrum_phase(seq_itase);
speptrum_phase(seq_itase);
speptrum_phase(seq_itase);
reference_sodel(seq_item_sb);
reference_sodel(
```


### Do file:

```
1 vlib work
2 vlog -f src_files_FIFO.list +cover -covercells
3 vsim -voptargs=+acc work.FIFO_top -cover -classdebug -uvmcontrol=all
4 add wave /FIFO_top/fifoif/*
5 coverage save FIFO_tb.ucdb -onexit -du FIFO
6 run -all
```


# Src\_files\_FIFO.list :

```
FIFO if.sv
FIFO.sv
FIFO_SVA.sv
FIFO_config.sv
FIFO_sequence_item.sv
FIFO_reset_sequence.sv
FIFO_write_sequence.sv
FIFO_read_sequence.sv
FIFO_write_read_sequence.sv
FIFO_sequencer.sv
FIFO monitor.sv
FIFO_driver.sv
FIFO_scoreboard.sv
FIFO_coverage.sv
FIFO_agent.sv
FIFO env.sv
FIFO_test.sv
FIFO_top.sv
```


# Reset sequence wave:




# Write sequence wave:




# Read sequence wave:




# Write and read sequence wave:



### Assertion coverage:



### Functional coverage:



# Code coverage:

```
# Branch Coverage:
   Enabled Coverage
                          Bins Hits Misses Coverage
                                         0 100.00%
                             26
    Branches
                                    26
# -----Branch Details-----
# Branch Coverage for instance /\FIFO_top#DUT
             Item
                                   Count Source
    Line
 File FIFO.sv
    -----IF Branch-----
                                         Count coming in to IF
                                    3055
   19
               1
                                           if (!fifoif.rst_n) begin
                                    108
   24
                                   1114 else if (fifoif.wr_en && count < fifoif.FIFO_DEPTH) begin
               1
   30
                                    1833
                                           else begin
# Branch totals: 3 hits of 3 branches = 100.00%
          -----IF Branch-----
                                    1833 Count coming in to IF
                                            if (fifoif.full && fifoif.wr_en) // bug2
    32
                1
                                     847
# Branch totals: 2 hits of 2 branches = 100.00%
    -----IF Branch-----
                                    3055 Count coming in to IF
                                    3055
                1
    40
                                          if (!fifoif.rst_n) begin
    44
                                    963
                                           else if (fifoif rd en as count != 0) hegin
# Statement Coverage:
                          Bins Hits Misses Coverage
    Enabled Coverage
                                   28
    Statements
        ======= Details=====
 Statement Coverage for instance /\FIFO_top#DUT --
    Line
              Item
                                  Count
                                        Source
  File FIFO.sv
                                          module FIFO(FIFO_if.DUT fifoif);
    9
                                          localparam max_fifo_addr = $clog2(fifoif.FIFO_DEPTH);
    11
    12
    13
                                          reg [fifoif.FIFO_WIDTH-1:0] mem [fifoif.FIFO_DEPTH-1:0];
    14
    15
                                          reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    16
                                          reg [max_fifo_addr:0] count;
    17
                                        always @(posedge fifoif.clk or negedge fifoif.rst_n) begin
    18
               1
                                         if (!fifoif.rst_n) begin
    19
    20
               1
                                   108 wr_ptr <= 0;
```

Enabled Coverage	Bins	Hits	Miss		verage		
Toggles	20				00.00%		
	====Toggle I	Details===					
Toggle Coverage for instance	/\FIFO_top	DUT					
		Noc	ie	1H->0L	0L->1H	H "Coverage"	
		count[0-3	 31	1		1 100.00	
		rd_ptr[0-2		1		1 100.00	
	1	wr_ptr[0-2	1]	1	1	1 100.00	
Total Node Count = Toggled Node Count = Untoggled Node Count =	10 10 0						
Toggle Coverage = 1	100.00% (20 (	of 20 bins	3)				
DIRECTIVE COVERAGE:							
Name		Design I Unit U	JnitType			Hits Stat	tus
/\FIFO_top#DUT /FIFO_SVA_ins	st/reset_cove	 er					
			Verilo	g SVA	FIFO_SVA.s	sv (38) 53 Co	over
/\FIFO_top#DUT /FIFO_SVA_ins	st/wr_ack_cov		Verilo	a SVA	FIFO SVA	sv(40) 1091 Co	over
/\FIFO_top#DUT /FIFO_SVA_ins	st/overflow_c	_					
// ETEO * ADUT / ETEO ***	+ / d 52	_	Verilo	g SVA	FIFO_SVA.s	8V(42) 831 Co	over
/\FIFO_top#DUT /FIFO_SVA_ins	st/underilow_	_	A Verilo	a SVA	FIFO SVA	sv(44) 987 Co	over
/\FIFO top#DUT /FIFO SVA ins	st/empty_cove	_		,		(24)	
						sv(46) 1004 Co	

# Transcript:

```
UVM_INFO 8 0: reporter [RNIST] Running test FIFO_test...

UVM_INFO TITO_test.sv(4) 8 0: uvm_test_top [run_phase] Reset_Assertion

'' Questa UVM Transaction Recording furned ON.

'' recording_detail has been set.

'' To turn off, set 'recording_detail' to off:

'' uvm_config_dbe(ivm_bitatream_t):set(null, "", "recording_detail", 0); '

'' uvm_config_dbe(ivm_bitatream_t):set(null, "", "recording_detail", 0); '

'' uvm_config_dbe(uvm_bitatream_t):set(null, "", "recording_detail", 0); '

'' uvm_config_dbe(uvm_config_dbetail):set(null, "", "recording_detail", 0); '

'' uvm_config_dbetail
'' uvm_confi
```