# Momen Mostafa Mohamed Elzaghawy

# UART\_TX SV

## Design:

```
module UART (UART_if.DUT wartif);
          reg [3:0] state = uartif.IDLE;
          reg [3:0] counter = 0;
          reg [7:0] DATA_reg;
          reg PARITY_bit;
     always @(posedge uartif.clk or negedge uartif.reset) begin
          if (!uartif.reset) begin
              state <= uartif.IDLE;</pre>
              uartif.TX_OUT <= 1'b1;
              uartif.Busy <= 1'b0;
              counter <= 0;
              case (state)
14
                uartif.IDLE: begin
                       uartif.TX_OUT <= 1'b1;</pre>
17
                       uartif.Busy <= 1'b0;
18
                       counter <= 0;
19
                       if (uartif.DATA_VALID) begin
                            DATA_reg <= uartif.P_DATA;</pre>
                            PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;</pre>
                            state <= uartif.START;</pre>
                            uartif.Busy <= 1'b1;</pre>
                 end
                 uartif.START: begin
                       uartif.TX_OUT <= 1'b0;</pre>
                       state <= uartif.DATA;</pre>
                       counter <= 0;
                 uartif.DATA: begin
                         uartif.TX_OUT <= DATA_reg[counter];</pre>
                          counter <= counter + 1;</pre>
                          if (counter == 7)
                         state <= (uartif.PAR_EN) ? uartif.PARITY : uartif.STOP;</pre>
                 end
                 uartif.PARITY: begin
                            uartif.TX_OUT <= PARITY_bit;</pre>
                            state <= uartif.STOP;</pre>
                 end
                uartif.STOP: begin
                         uartif.TX_OUT <= 1'b1;</pre>
                          state <= uartif.IDLE;</pre>
               endcase
      end
     endmodule
```

#### interface:

```
■ UART_if.sv
     interface UART_if (clk);
        input bit clk;
        logic reset;
        logic [7:0] P_DATA;
        logic PAR_EN;
        logic PAR_TYP;
        logic DATA_VALID;
        logic TX_OUT , TX_OUT_ex;
        logic Busy , Busy_ex;
        parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4;
        modport DUT ( input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,
                    output TX_OUT , Busy);
        modport GOLDEN ( input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,
                  output TX_OUT_ex , Busy_ex);
        modport MONITOR ( output clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID , TX_OUT , Busy ,TX_OUT_ex , Busy_ex);
     endinterface
```

#### SVA:

```
dule UART_sva (UART_if.DUT uartif);
    if(!uartif.reset)
   assert_reset: assert final ((uartif.TX_OUT)&&(!uartif.Busy)&&(UART.state==uartif.IDLE)&&(UART.counter==0));
    cover_reset:cover final ((uartif.TX_OUT)&&(!uartif.Busy)&&(UART.state==uartif.IDLE)&&(UART.counter==0));
(uartif.TX_OUT == 1) && (!uartif.Busy) && (UART.counter == 1'b0);
   property no4;
 @(posedge uartif.clk) disable iff(!uartif.reset)
                  (UART.state==uartif.IDLE)&&(uartif.DATA_VALID) && (uartif.PAR_TYP==0) |=> | (UART.PARITY_bit==~^Spast(uartif.P_DATA)) && (uartif.Busy) && (UART.DATA_reg==$past(uartif.P_DATA)) && (UART.state==uartif.START);
 property no5:
@(posedge uartif.clk) disable iff(!uartif.reset)
                 (UART.state==uartif.IDLE)&&(uartif.DATA_VALID) && (uartif.PAR_TYP==1) |=> (UART.PARITY_bit==^$past(uartif.P_DATA)) && (uartif.Busy) && (UART.DATA_reg==$past(uartif.P_DATA)) &&(UART.state==uartif.START);
property no6;
  @(posedge wartif.clk) disable iff(!wartif.reset)
 @(posedge wartif.clk) disable iff(!wartif.reset)
                  ((UART.state==uartif.DATA) && (UART.counter != 7 )) |=>
((uartif.TX_OUT)==UART.DATA_reg[$past(UART.counter)]) && (UART.counter==$past(UART.counter)+1);
```

```
property no10;
    @(posedge uartif.clk) disable iff(!uartif.reset)
                        (UART.state==uartif.DATA)&&(UART.counter==7)&&(uartif.PAR_EN==1) |=>
                          (UART.state==uartif.PARITY);
    endproperty
    property no11;
    @(posedge uartif.clk) disable iff(!uartif.reset)
                        (UART.state==uartif.DATA)&&(UART.counter==7)&&(uartif.PAR_EN==0) |=>
                          (UART.state==uartif.STOP);
    endproperty
    property no12;
    @(posedge uartif.clk) disable iff(!uartif.reset)
                        (UART.state==uartif.PARITY) |=>
                         (uartif.TX_OUT==$past(UART.PARITY_bit)) &&(UART.state==uartif.STOP);
    endproperty
     property no13;
    @(posedge uartif.clk) disable iff(!uartif.reset)
                        (UART.state==uartif.STOP) |=>
                        (uartif.TX_OUT==1) &&(UART.state==uartif.IDLE);
    endproperty
    assert_2:assert property (no2);
    cover_2:cover
                           (no2);
    assert_3:assert
                             (no3);
    cover_3:cover
                            (no3);
    assert_4:assert
                             (no4);
    cover_4:cover
                            (no4);
    assert_5:assert
                             (no5);
    cover_5:cover
                            (no5);
    assert_6:assert
                             (no6);
    cover_6:cover
                            (no6);
    assert_7:assert
                             (no7);
    cover_7:cover
                            (no7);
    assert 8:assert
                             (no8);
    cover_8:cover
                            (no8);
    assert_9:assert
                             (no9);
    cover_9:cover p
                           (no9);
    assert_10:assert
                              (no10);
    cover_10:cover p
                            (no10);
    assert_11:assert
                              (no11);
                            (no11);
    cover_11:cover p
    assert_12:assert
                              (no12);
    cover_12:cover p
                            (no12);
    assert_13:assert prone
                             y (no13);
                      nerty (no13);
    cover_13:cover prop
endmodule
```

## Golden model:

```
module UART_golden_model(UART_if.GOLDEN uartif);
   reg [3:0] counter = 0;
   reg [7:0] DATA_reg;
   reg PARITY_bit;
   reg [3:0]cs,ns;
  always @(posedge uartif.clk , negedge uartif.reset)begin
        if (!uartif.reset) begin
           cs <= uartif.IDLE;</pre>
           counter <= 0;
  end
    always @(*)begin
           case(cs)
               uartif.IDLE : begin
                           if (uartif.DATA_VALID) begin
                           ns = uartif.START;
                        end
               uartif.START : ns = uartif.DATA;
               uartif.DATA :begin
                if (counter == 7)
                ns = (uartif.PAR_EN) ? uartif.PARITY : uartif.STOP;
         end
               uartif.PARITY : ns = uartif.STOP;
               uartif.STOP : ns = uartif.IDLE;
               default : ns = uartif.IDLE;
```

```
always @(posedge uartif.clk , negedge uartif.reset) begin
              if (!uartif.reset) begin
                   uartif.TX_OUT_ex <= 1'b1;</pre>
                   uartif.Busy_ex <= 1'b0;</pre>
                   counter <= 0;
                end
                 uartif.IDLE: begin
                       uartif.TX_OUT_ex <= 1'b1;</pre>
                       uartif.Busy_ex <= 1'b0;</pre>
                       counter <= 0;
                        if (uartif.DATA_VALID) begin
                            DATA_reg <= uartif.P_DATA;</pre>
                            PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;</pre>
                            uartif.Busy_ex <= 1'b1;</pre>
                 end
                 uartif.START: begin
                       uartif.TX_OUT_ex <= 1'b0;</pre>
                        counter <= 0;
                 end
                 uartif.DATA: begin
                          uartif.TX_OUT_ex <= DATA_reg[counter];</pre>
                          counter <= counter + 1;</pre>
                 uartif.PARITY: begin
                            uartif.TX_OUT_ex <= PARITY_bit;</pre>
                 end
                 uartif.STOP: begin
                         uartif.TX_OUT_ex <= 1'b1;</pre>
                 end
               endcase
               end
68
```

## Top:

```
module UART_top;
bit clk;
initial begin
forever #1 clk = ~clk;
end

UART_if uartif (clk);
UART_tb tb (uartif);
UART_dut (uartif);
UART_monitor MON (uartif);
UART_golden_model GM (uartif);

UART_golden_model GM (uartif);

induartif);

induartif (clk);
indua
```

## Package:

```
package UART_pkg;
     class UART_class ;
       rand logic reset;
       rand logic [7:0] P_DATA;
       rand logic PAR_EN;
       rand logic PAR_TYP;
       rand logic DATA_VALID;
       logic TX_OUT;
       logic Busy;
       rand int pattern_type;
       constraint reset_con {reset dist {0 := 3 , 1 := 97};}
       constraint PAR_TYP_con {PAR_TYP dist {0 := 50 , 1 := 50};}
       constraint PAR_EN_con {PAR_EN dist{0 := 75 , 1 := 25};}
       constraint DATA_VALID_con {DATA_VALID dist {0 := 8 , 1 := 92};};
       constraint P_DATA_LSB_con {P_DATA[0] dist {0 := 20 , 1:=80};}
       constraint pattern_type_con { pattern_type dist {0 := 96 , 1 := 4 };}
       constraint P_DATA_con { if (pattern_type) P_DATA inside{8'hFF , 8'h00 , 8'hAA};}
       covergroup cvr_gp ;
       reset_cp : coverpoint reset {
        bins zero = {0};
         bins one = \{1\};
       PAR_TYP_cp : coverpoint PAR_TYP {
         bins zero = \{0\};
         bins one = {1} ;}
       PAR_EN_cp : coverpoint PAR_EN {
         bins zero = {0};
         bins one = {1} ;}
       P_DATA_cp : coverpoint P_DATA {
         bins all_values = {[0:255]};}
       DATA_VALID_cp : coverpoint DATA_VALID {
         bins one = {1} ;}
       TX_OUT_cp : coverpoint TX_OUT {
         bins zero = {0};
         bins one = \{1\};
       Busy_cp : coverpoint Busy {
        bins zero = {0};
         bins one = \{1\};
       PAR_EN_TYPE_cross : cross PAR_EN_cp , PAR_TYP_cp ;
       P_DATA_DATA_VALID_cross : cross P_DATA_cp , DATA_VALID_cp ;
       TX_OUT_Busy_cross : cross TX_OUT_cp , Busy_cp ;
       endgroup
46
       function new();
        cvr_gp = new();
     endclass
     endpackage
```

#### Testbench:

```
import UART_pkg ::*;
module UART_tb (UART_if.TEST wartif);
UART_class a = new();
int correct_count = 0;
int error_count = 0;
initial begin
 assert_rst;
 repeat(100) begin
    assert (a.randomize())
    uartif.reset = a.reset ;
    uartif.P_DATA = a.P_DATA ;
    uartif.PAR_EN = a.PAR_EN;
    uartif.PAR TYP = a.PAR TYP ;
    uartif.DATA_VALID = a.DATA_VALID;
    @(posedge uartif.clk);
    uartif.DATA_VALID = 0;
    repeat(10) begin
     @(posedge uartif.clk);
    a.TX_OUT = uartif.TX_OUT;
    a.Busy = uartif.Busy ;
    @(posedge uartif.clk);
    check_result ;
  end
  #2 $display ("correct count = %0d , error count = %0d ",correct_count,error_count);
  #2;
  $stop;
```

```
always @(posedge uartif.clk ) begin
     a.cvr_gp.sample();
    task assert_rst ;
         uartif.reset = 0;
         @(posedge uartif.clk);
         uartif.reset = 1 ;
     endtask
     task check_result;
         if ((uartif.TX_OUT === uartif.TX_OUT_ex)&&(uartif.Busy === uartif.Busy_ex))
         correct_count ++ ;
46
         else begin
          $display ("Error Error Error !!!!!!! at time %0t " , $time );
          error_count++;
         end
     endtask
     endmodule
```

#### Monitor:

## Do file:

```
vlib work
     vlog -f src_files_UART.list +cover -covercells
     vsim -voptargs=+acc work.UART_top -cover
    add wave *
    add wave -position insertpoint \
    sim:/UART_top/uartif/reset \
    sim:/UART_top/uartif/P_DATA \
    sim:/UART_top/uartif/PAR_EN \
    sim:/UART_top/uartif/PAR_TYP \
    sim:/UART_top/uartif/DATA_VALID \
    sim:/UART_top/uartif/TX_OUT \
   sim:/UART_top/uartif/TX_OUT_ex \
    sim:/UART_top/uartif/Busy \
    sim:/UART_top/uartif/Busy_ex
    add wave -position insertpoint \
     sim:/UART_top/dut/state \
    sim:/UART_top/dut/counter \
   sim:/UART_top/dut/DATA_reg \
   sim:/UART_top/dut/PARITY_bit
    add wave -position insertpoint \
    sim:/UART_top/GM/counter \
     sim:/UART_top/GM/DATA_reg \
     sim:/UART_top/GM/PARITY_bit \
    sim:/UART_top/GM/cs \
     sim:/UART_top/GM/ns
26
     coverage save UART_tb.ucdb -onexit -du UART
     run -all
```

# Src\_files:

```
= src_mes_UART.mst

1   UART_if.sv

2   UART.sv

3   UART_golden_model.sv

4   UART_pkg.sv

5   UART_tb.sv

6   UART_monitor.sv

7   UART_sva.sv


8   UART_top.sv
```

# SVA coverage:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
/UART_top/dut/assertion/cover_reset	SVA	1	Off	100	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_2	SVA	1	Off	983	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_3	SVA	1	Off	983	1	Unli	1	100%		1	0	0	0 ns	0	
▲ /UART_top/dut/assertion/cover_4	SVA	1	Off	48	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_5	SVA	1	Off	42	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_6	SVA	1	Off	90	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_7	SVA	1	Off	90	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_8	SVA	1	Off	630	1	Unli	1	100%		1	0	0	0 ns	0	
▲ /UART_top/dut/assertion/cover_9	SVA	1	Off	630	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_10	SVA	1	Off	18	1	Unli	1	100%		1	0	0	0 ns	0	
▲ /UART_top/dut/assertion/cover_11	SVA	1	Off	72	1	Unli	1	100%		1	0	0	0 ns	0	
/UART_top/dut/assertion/cover_12	SVA	1	Off	18	1	Unli	1	100%		1	0	0	0 ns	0	
▲ /UART_top/dut/assertion/cover_13	SVA	1	Off	90	1	Unli	1	100%		1	0	0	0 ns	0	


Assertion Cove Assertions	_	13	0	100.00%
Name	File(Line)			Pass Count
/\UART_top#dut	/assertion/assert_reset			
+	UART_sva.sv(5)		0	1
/\UART_top#dut	/assertion/assert 2			
<u> </u>	UART_sva.sv(68)		0	1
/\UART_top#dut	/assertion/assert_3			
+	UART_sva.sv(70)		0	1
/\UART_top#dut	/assertion/assert_4			
<u></u>	UART_sva.sv(72)		0	1
/\UART_top#dut	/assertion/assert_5			
ŧ	UART_sva.sv(74)		0	1
/\UART_top#dut	/assertion/assert_6			
ŧ	UART_sva.sv(76)		0	1
/\UART_top#dut	/assertion/assert_7			
	UART_sva.sv(78)		0	1
/\UART_top#dut	/assertion/assert_8			
	UART_sva.sv(80)		0	1
/\UART_top#dut	/assertion/assert_9			
	UART_sva.sv(82)		0	1
/\UART_top#dut	/assertion/assert_10			
	UART_sva.sv(84)		0	1
/\UART_top#dut	/assertion/assert_11		_	
	UART_sva.sv(86)		0	1
/\UART_top#dut	/assertion/assert_12			_
	UART_sva.sv(88)		0	1
/\UART_top#dut	/assertion/assert_13			
	UART_sva.sv(90)		0	1

# Functional coverage:



I excluded bin zero,zero in cross tx\_out ,busy because they can't be zeros in the same clock cycle

## Code coverage:



```
# Condition Coverage:
                        Bins Covered Misses Coverage
  Enabled Coverage
                                     1 0 100.00%
   Conditions
# Condition Coverage for instance /\UART top#dut --
 File UART.sv
# ------Focused Condition View------
# Line 34 Item 1 (counter == 7)
# Condition totals: 1 of 1 input term covered = 100.00%
     Input Term Covered Reason for no coverage Hint
 (counter == 7) Y
   Rows: Hits FEC Target Non-masking condition(s)
  Row 1: 1 (counter == 7)_0 -
Row 2: 1 (counter == 7)_1 -
# Expression Coverage:
  Enabled Coverage
                           Bins Covered Misses Coverage
                            3 3 0 100.00%
    -----
   Expressions
#
Statement Coverage:
                           Hits Misses Coverage
  Enabled Coverage
                      Bins
                      22
                          22 0 100.00%
Statement Coverage for instance /\UART_top#dut --
                                  Source
 File UART.sv
                                  module UART (UART_if.DUT uartif);
                                     reg [3:0] state = uartif.IDLE;
                                     reg [3:0] counter = 0;
                                     reg [7:0] DATA reg;
                                     reg PARITY_bit;
                            2107 always @(posedge uartif.clk or negedge uartif.reset) begin
                                     if (!uartif.reset) begin
                             111
                                       state <= uartif.IDLE;
  10
                             111
                                       uartif.TX OUT <= 1'bl;
            1
                             111
                                       uartif.Busy <= 1'b0;
                             111
  12
                                       counter <= 0;
  13
                                     end else begin
```

I excluded state in branch and toggle because we have only 5 states which only needs [2:0] state and not [3:0].

It can be considered as a bug in the design.

Output of all states and transcribt:

