

## Momen Mostafa Mohamed Elzaghawy

### UART\_TX SV

Design:

```
1  module UART (UART_if.DUT uartif);
2
3      reg [3:0] state = uartif.IDLE;
4      reg [3:0] counter = 0;
5      reg [7:0] DATA_reg;
6      reg  PARITY_bit;
7  always @(posedge uartif.clk or negedge uartif.reset) begin
8      if (!uartif.reset) begin
9          state <= uartif.IDLE;
10         uartif.TX_OUT <= 1'b1;
11         uartif.Busy <= 1'b0;
12         counter <= 0;
13     end else begin
14         case (state)
15             uartif.IDLE: begin
16                 uartif.TX_OUT <= 1'b1;
17                 uartif.Busy <= 1'b0;
18                 counter <= 0;
19                 if (uartif.DATA_VALID) begin
20                     DATA_reg <= uartif.P_DATA;
21                     PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;
22                     state <= uartif.START;
23                     uartif.Busy <= 1'b1;
24                 end
25             end
26             uartif.START: begin
27                 uartif.TX_OUT <= 1'b0;
28                 state <= uartif.DATA;
29                 counter <= 0;
30             end
31             uartif.DATA: begin
32                 uartif.TX_OUT <= DATA_reg[counter];
33                 counter <= counter + 1;
34                 if (counter == 7)
35                     state <= (uartif.PAR_EN) ? uartif.PARITY : uartif.STOP;
36             end
37             uartif.PARITY: begin
38                 uartif.TX_OUT <= PARITY_bit;
39                 state <= uartif.STOP;
40             end
41             uartif.STOP: begin
42                 uartif.TX_OUT <= 1'b1;
43                 state <= uartif.IDLE;
44             end
45         endcase
46     end
47 end
48 endmodule
```

interface:

```
1  interface UART_if (clk);
2      input bit clk;
3      logic reset;
4      logic [7:0] P_DATA;
5      logic PAR_EN;
6      logic PAR_TYP;
7      logic DATA_VALID;
8      logic TX_OUT , TX_OUT_ex;
9      logic Busy , Busy_ex;
10
11     parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4;
12
13     modport DUT ( input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,
14                 | output TX_OUT , Busy);
15
16     modport GOLDEN ( input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,
17                     | output TX_OUT_ex , Busy_ex);
18
19     modport TEST ( output reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,
20                  | input clk , TX_OUT , Busy , TX_OUT_ex , Busy_ex);
21
22     modport MONITOR ( output clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID , TX_OUT , Busy , TX_OUT_ex , Busy_ex);
23 endinterface
24
```

SVA:

```
1  module UART_sva (UART_if.DUT uartif);
2
3      always_comb begin
4          if(!uartif.reset)
5              assert_reset: assert final ((uartif.TX_OUT)&&(!uartif.Busy)&&(UART.state==uartif.IDLE)&&(UART.counter==0));
6              cover_reset:cover final ((uartif.TX_OUT)&&(!uartif.Busy)&&(UART.state==uartif.IDLE)&&(UART.counter==0));
7      end
8
9      property no2;
10         @(posedge uartif.clk) disable iff(!uartif.reset)
11             ((UART.state==uartif.IDLE) && (!uartif.DATA_VALID) )|=>
12             (uartif.TX_OUT == 1) && (!uartif.Busy) && (UART.counter == 1'b0) ;
13     endproperty
14
15     property no3;
16         @(posedge uartif.clk) disable iff(!uartif.reset)
17             ((UART.state==uartif.IDLE) && (!uartif.DATA_VALID) )|=> (UART.state==uartif.IDLE) ;
18     endproperty
19
20     property no4;
21         @(posedge uartif.clk) disable iff(!uartif.reset)
22             (UART.state==uartif.IDLE)&&(uartif.DATA_VALID) && (uartif.PAR_TYP==0) |=>
23             (UART.PARITY_bit==^$past(uartif.P_DATA)) && (uartif.Busy) && (UART.DATA_reg==$past(uartif.P_DATA)) &&(UART.state==uartif.START);
24     endproperty
25
26     property no5;
27         @(posedge uartif.clk) disable iff(!uartif.reset)
28             (UART.state==uartif.IDLE)&&(uartif.DATA_VALID) && (uartif.PAR_TYP==1) |=>
29             (UART.PARITY_bit==^$past(uartif.P_DATA)) && (uartif.Busy) && (UART.DATA_reg==$past(uartif.P_DATA)) &&(UART.state==uartif.START);
30     endproperty
31
32     property no6;
33         @(posedge uartif.clk) disable iff(!uartif.reset)
34             (UART.state==uartif.IDLE)&&(uartif.DATA_VALID) |=> (UART.state==uartif.START);
35     endproperty
36
37     property no7;
38         @(posedge uartif.clk) disable iff(!uartif.reset)
39             (UART.state==uartif.START) |=>
40             (uartif.TX_OUT==0) && (UART.state==uartif.IDLE) && (UART.counter==0);
41     endproperty
42
43     property no8;
44         @(posedge uartif.clk) disable iff(!uartif.reset)
45             ((UART.state==uartif.IDLE) && (UART.counter != 7 )) |=>
46             ((uartif.TX_OUT==UART.DATA_reg[$past(UART.counter)]) && (UART.counter==$past(UART.counter)+1));
47     endproperty
48
49     property no9;
50         @(posedge uartif.clk) disable iff(!uartif.reset)
51             ((UART.state==uartif.IDLE) && (UART.counter != 7 )) |=> (UART.state==uartif.IDLE) ;
52     endproperty
53 endmodule
```

```

47     property no10;
48     @(posedge uartif.clk) disable iff(!uartif.reset)
49     |-----| (UART.state==uartif.DATA)&&(UART.counter==7)&&(uartif.PAR_EN==1) |=>
50     |-----| (UART.state==uartif.PARITY);
51     endproperty
52     property no11;
53     @(posedge uartif.clk) disable iff(!uartif.reset)
54     |-----| (UART.state==uartif.DATA)&&(UART.counter==7)&&(uartif.PAR_EN==0) |=>
55     |-----| (UART.state==uartif.STOP);
56     endproperty
57     property no12;
58     @(posedge uartif.clk) disable iff(!uartif.reset)
59     |-----| (UART.state==uartif.PARITY) |=>
60     |-----| (uartif.TX_OUT==$past(UART.PARITY_bit)) &&(UART.state==uartif.STOP);
61     endproperty
62     property no13;
63     @(posedge uartif.clk) disable iff(!uartif.reset)
64     |-----| (UART.state==uartif.STOP) |=>
65     |-----| (uartif.TX_OUT==1) &&(UART.state==uartif.IDLE);
66     endproperty
67
68     assert_2:assert property (no2);
69     cover_2:cover property (no2);
70     assert_3:assert property (no3);
71     cover_3:cover property (no3);
72     assert_4:assert property (no4);
73     cover_4:cover property (no4);
74     assert_5:assert property (no5);
75     cover_5:cover property (no5);
76     assert_6:assert property (no6);
77     cover_6:cover property (no6);
78     assert_7:assert property (no7);
79     cover_7:cover property (no7);
80     assert_8:assert property (no8);
81     cover_8:cover property (no8);
82     assert_9:assert property (no9);
83     cover_9:cover property (no9);
84     assert_10:assert property (no10);
85     cover_10:cover property (no10);
86     assert_11:assert property (no11);
87     cover_11:cover property (no11);
88     assert_12:assert property (no12);
89     cover_12:cover property (no12);
90     assert_13:assert property (no13);
91     cover_13:cover property (no13);
92
93
94     endmodule

```

Golden model:

```
1  module UART_golden_model(UART_if.GOLDEN uartif);
2      reg [3:0] counter = 0;
3      reg [7:0] DATA_reg;
4      reg PARITY_bit;
5      reg [3:0]cs,ns;
6      // cs state
7      always @(posedge uartif.clk , negedge uartif.reset)begin
8          if (!uartif.reset) begin
9              cs <= uartif.IDLE;
10             counter <= 0;
11         end
12         else
13             cs <= ns;
14     end
15     //ns state
16     always @(*)begin
17         case(cs)
18             uartif.IDLE : begin
19                 if (uartif.DATA_VALID) begin
20                     ns = uartif.START;
21                 end
22             end
23             uartif.START : ns = uartif.DATA;
24             uartif.DATA :begin
25                 if (counter == 7)
26                     ns = (uartif.PAR_EN) ? uartif.PARITY : uartif.STOP;
27             end
28             uartif.PARITY : ns = uartif.STOP;
29             uartif.STOP : ns = uartif.IDLE;
30             default : ns = uartif.IDLE;
31         endcase
32     end
```

```

33 //output
34 always @(posedge uartif.clk , negedge uartif.reset) begin
35     if (!uartif.reset) begin
36         uartif.TX_OUT_ex <= 1'b1;
37         uartif.Busy_ex <= 1'b0;
38         counter <= 0;
39     end
40     else begin
41         case (cs)
42             uartif.IDLE: begin
43                 uartif.TX_OUT_ex <= 1'b1;
44                 uartif.Busy_ex <= 1'b0;
45                 counter <= 0;
46                 if (uartif.DATA_VALID) begin
47                     DATA_reg <= uartif.P_DATA;
48                     PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;
49                     uartif.Busy_ex <= 1'b1;
50                 end
51             end
52             uartif.START: begin
53                 uartif.TX_OUT_ex <= 1'b0;
54                 counter <= 0;
55             end
56             uartif.DATA: begin
57                 uartif.TX_OUT_ex <= DATA_reg[counter];
58                 counter <= counter + 1;
59             end
60             uartif.PARITY: begin
61                 uartif.TX_OUT_ex <= PARITY_bit;
62             end
63             uartif.STOP: begin
64                 uartif.TX_OUT_ex <= 1'b1;
65             end
66         endcase
67     end
68 end
69 endmodule

```

Top:

```

1 module UART_top ;
2     bit clk ;
3     initial begin
4         forever #1 clk = ~clk ;
5     end
6
7     UART_if uartif (clk) ;
8     UART_tb tb (uartif) ;
9     UART_dut (uartif) ;
10    UART_monitor MON (uartif) ;
11    UART_golden_model GM (uartif) ;
12
13    bind UART UART_sva assertion (uartif) ;
14
15 endmodule

```

Package:

```
1  package UART_pkg ;
2  class UART_class ;
3      rand logic reset ;
4      rand logic [7:0] P_DATA;
5      rand logic PAR_EN;
6      rand logic PAR_TYP;
7      rand logic DATA_VALID;
8      logic TX_OUT;
9      logic Busy ;
10
11     rand int pattern_type;
12
13     constraint reset_con {reset dist {0 := 3 , 1 := 97};}
14     constraint PAR_TYP_con {PAR_TYP dist {0 := 50 , 1 := 50};}
15     constraint PAR_EN_con {PAR_EN dist{0 := 75 , 1 := 25};}
16     constraint DATA_VALID_con {DATA_VALID dist {0 := 8 , 1 := 92};} ;
17     constraint P_DATA_LSB_con {P_DATA[0] dist {0 := 20 , 1:=80};}
18     constraint pattern_type_con { pattern_type dist {0 := 96 , 1 := 4 };}
19     constraint P_DATA_con { if (pattern_type) P_DATA inside{8'hFF , 8'h00 , 8'hAA};}
20
21     covergroup cvr_gp ;
22     reset_cp : coverpoint reset {
23         bins zero = {0} ;
24         bins one = {1} ;}
25     PAR_TYP_cp : coverpoint PAR_TYP {
26         bins zero = {0} ;
27         bins one = {1} ;}
28     PAR_EN_cp : coverpoint PAR_EN {
29         bins zero = {0} ;
30         bins one = {1} ;}
31     P_DATA_cp : coverpoint P_DATA {
32         bins all_values = {[0:255]};}
33     DATA_VALID_cp : coverpoint DATA_VALID {
34         bins zero = {0} ;
35         bins one = {1} ;}
36     TX_OUT_cp : coverpoint TX_OUT {
37         bins zero = {0} ;
38         bins one = {1} ;}
39     Busy_cp : coverpoint Busy {
40         bins zero = {0} ;
41         bins one = {1} ;}
42     PAR_EN_TYPE_cross : cross PAR_EN_cp , PAR_TYP_cp ;
43     P_DATA_DATA_VALID_cross : cross P_DATA_cp , DATA_VALID_cp ;
44     TX_OUT_Busy_cross : cross TX_OUT_cp , Busy_cp ;
45     endgroup
46
47     function new();
48         cvr_gp = new();
49     endfunction
50
51 endclass
52 endpackage
```

## Testbench:

```
1  import UART_pkg::*;
2  module UART_tb (UART_if.TEST uartif) ;
3
4  UART_class a = new();
5
6  int correct_count = 0 ;
7  int error_count = 0 ;
8
9  initial begin
10     assert_rst;
11     repeat(100) begin
12         assert (a.randomize())
13         uartif.reset = a.reset ;
14         uartif.P_DATA = a.P_DATA ;
15         uartif.PAR_EN = a.PAR_EN ;
16         uartif.PAR_TYP = a.PAR_TYP ;
17         uartif.DATA_VALID = a.DATA_VALID;
18         @(posedge uartif.clk) ;
19         uartif.DATA_VALID = 0;
20         repeat(10) begin
21             @(posedge uartif.clk);
22             a.TX_OUT = uartif.TX_OUT ;
23             a.Busy = uartif.Busy ;
24             @(posedge uartif.clk) ;
25             check_result ;
26         end
27     end
28     #2 $display ("correct count = %0d , error count = %0d ",correct_count,error_count);
29     #2;
30     $stop;
31 end
```

```
33 always @(posedge uartif.clk ) begin
34     a.cvr_gp.sample();
35 end
36
37 task assert_rst ;
38     uartif.reset = 0 ;
39     @(posedge uartif.clk);
40     uartif.reset = 1 ;
41 endtask
42
43 task check_result ;
44     if ((uartif.TX_OUT === uartif.TX_OUT_ex)&&(uartif.Busy === uartif.Busy_ex))
45         correct_count ++ ;
46     else begin
47         $display ("Error Error Error !!!!!!! at time %0t " , $time );
48         error_count++;
49     end
50 endtask
51
52 endmodule
```

Monitor:

```
1 module UART_monitor (UART_if.MONITOR uartif) ;
2     always @(posedge uartif.clk ) begin
3         $display(" Reset = %0b , P_DATA = %0h , PAR_EN = %0b , PAR_TYP = %0b ,DATA_VALID = %0b " ,
4             uartif.reset , uartif.P_DATA , uartif.PAR_EN , uartif.PAR_TYP ,uartif.DATA_VALID);
5         $display(" TX_OUT = %0b , TX_OUT_ex = %0b , Busy = %0b , Busy_ex = %0b " ,
6             uartif.TX_OUT,uartif.TX_OUT_ex,uartif.Busy,uartif.Busy_ex);
7     end
8 endmodule
```

Do file:














```
1 vlib work
2 vlog -f src_files_UART.list +cover -covercells
3 vsim -voptargs=+acc work.UART_top -cover
4 add wave *
5 add wave -position insertpoint \
6 sim:/UART_top/uartif/reset \
7 sim:/UART_top/uartif/P_DATA \
8 sim:/UART_top/uartif/PAR_EN \
9 sim:/UART_top/uartif/PAR_TYP \
10 sim:/UART_top/uartif/DATA_VALID \
11 sim:/UART_top/uartif/TX_OUT \
12 sim:/UART_top/uartif/TX_OUT_ex \
13 sim:/UART_top/uartif/Busy \
14 sim:/UART_top/uartif/Busy_ex
15 add wave -position insertpoint \
16 sim:/UART_top/dut/state \
17 sim:/UART_top/dut/counter \
18 sim:/UART_top/dut/DATA_reg \
19 sim:/UART_top/dut/PARITY_bit
20 add wave -position insertpoint \
21 sim:/UART_top/GM/counter \
22 sim:/UART_top/GM/DATA_reg \
23 sim:/UART_top/GM/PARITY_bit \
24 sim:/UART_top/GM/cs \
25 sim:/UART_top/GM/ns
26 coverage save UART_tb.ucdb -onexit -du UART
27 run -all
28
```

Src\_files:

```
1 UART_if.sv
2 UART.sv
3 UART_golden_model.sv
4 UART_pkg.sv
5 UART_tb.sv
6 UART_monitor.sv
7 UART_sva.sv
8 UART_top.sv
```



## SVA coverage:

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
▲ \UART_top\dut/assertion/cover_reset	SVA	✓	Off	100	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_2	SVA	✓	Off	983	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_3	SVA	✓	Off	983	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_4	SVA	✓	Off	48	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_5	SVA	✓	Off	42	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_6	SVA	✓	Off	90	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_7	SVA	✓	Off	90	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_8	SVA	✓	Off	630	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_9	SVA	✓	Off	630	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_10	SVA	✓	Off	18	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_11	SVA	✓	Off	72	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_12	SVA	✓	Off	18	1	Unli...	1	100%		✓	0	0	0 ns	0
▲ \UART_top\dut/assertion/cover_13	SVA	✓	Off	90	1	Unli...	1	100%		✓	0	0	0 ns	0

```

#
# Assertion Coverage:
#   Assertions                13      13      0  100.00%
# -----
# Name                        File(Line)                        Failure    Pass
#                               Count                      Count
# -----
# /\UART_top#dut /assertion/assert_reset
#                               UART_sva.sv(5)                0          1
# /\UART_top#dut /assertion/assert_2
#                               UART_sva.sv(68)                0          1
# /\UART_top#dut /assertion/assert_3
#                               UART_sva.sv(70)                0          1
# /\UART_top#dut /assertion/assert_4
#                               UART_sva.sv(72)                0          1
# /\UART_top#dut /assertion/assert_5
#                               UART_sva.sv(74)                0          1
# /\UART_top#dut /assertion/assert_6
#                               UART_sva.sv(76)                0          1
# /\UART_top#dut /assertion/assert_7
#                               UART_sva.sv(78)                0          1
# /\UART_top#dut /assertion/assert_8
#                               UART_sva.sv(80)                0          1
# /\UART_top#dut /assertion/assert_9
#                               UART_sva.sv(82)                0          1
# /\UART_top#dut /assertion/assert_10
#                               UART_sva.sv(84)                0          1
# /\UART_top#dut /assertion/assert_11
#                               UART_sva.sv(86)                0          1
# /\UART_top#dut /assertion/assert_12
#                               UART_sva.sv(88)                0          1
# /\UART_top#dut /assertion/assert_13
#                               UART_sva.sv(90)                0          1
#

```

## Functional coverage:

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
/UART_pkg/UART_class		100.00%							
TYPE cvr_gp		100.00%	100	100.00...		✓	auto(1)		
CVP cvr_gp::reset_cp		100.00%	100	100.00...		✓			
CVP cvr_gp::PAR_TYP...		100.00%	100	100.00...		✓			
CVP cvr_gp::PAR_EN_c...		100.00%	100	100.00...		✓			
CVP cvr_gp::P_DATA_c...		100.00%	100	100.00...		✓			
CVP cvr_gp::DATA_VAL...		100.00%	100	100.00...		✓			
CVP cvr_gp::TX_OUT_c...		100.00%	100	100.00...		✓			
CVP cvr_gp::Busy_cp		100.00%	100	100.00...		✓			
CROSS cvr_gp::PAR_E...		100.00%	100	100.00...		✓			
CROSS cvr_gp::P_DAT...		100.00%	100	100.00...		✓			
CROSS cvr_gp::TX_OU...		100.00%	100	100.00...		✓			
bin <one,one>		742	1	100.00...		✓			
bin <zero,one>		338	1	100.00...		✓			
bin <one,zero>		1019	1	100.00...		✓			

Assertions | Covergroups | Wave | Analysis | UART\_tb.sv

I excluded bin zero,zero in cross tx\_out ,busy because they can't be zeros in the same clock cycle

## Code coverage:

```
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Branches              10      10      0    100.00%

=====Branch Details=====

Branch Coverage for instance /\UART_top#dut

  Line      Item          Count    Source
  ----      -
File UART.sv
-----IF Branch-----
  8          1          2107    Count coming in to IF
  8          1          111     if (!uartif.reset) begin
  13         1          1996    end else begin

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  19         1          1078    Count coming in to IF
  19         1           90     if (uartif.DATA_VALID) begin
                                988    All False Count

Branch totals: 2 hits of 2 branches = 100.00%

-----IF Branch-----
  21         1           90     Count coming in to IF
  21         1           48     PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;
  21         2           42     PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;

Branch totals: 2 hits of 2 branches = 100.00%
```

```

#
# Condition Coverage:
#   Enabled Coverage          Bins   Covered   Misses   Coverage
#   -----
#   Conditions                1       1         0    100.00%
#
# =====Condition Details=====
#
# Condition Coverage for instance /\UART_top#dut  --
#
#   File UART.sv
#   -----Focused Condition View-----
#   Line      34 Item      1 (counter == 7)
#   Condition totals: 1 of 1 input term covered = 100.00%
#
#   Input Term   Covered   Reason for no coverage   Hint
#   -----
#   (counter == 7)      Y
#
#   Rows:        Hits   FEC Target          Non-masking condition(s)
#   -----
#   Row  1:         1 (counter == 7)_0      -
#   Row  2:         1 (counter == 7)_1      -
#
# Expression Coverage:
#   Enabled Coverage          Bins   Covered   Misses   Coverage
#   -----
#   Expressions              3       3         0    100.00%
#
#
# Statement Coverage:
#   Enabled Coverage          Bins   Hits   Misses   Coverage
#   -----
#   Statements              22      22         0    100.00%
#
# =====Statement Details=====
#
# Statement Coverage for instance /\UART_top#dut  --
#
#   Line      Item          Count   Source
#   ----      -
#   File UART.sv
#   1
#       module UART (UART_if.DUT uartif);
#   2
#   3
#       reg [3:0] state = uartif.IDLE;
#   4
#       reg [3:0] counter = 0;
#   5
#       reg [7:0] DATA_reg;
#   6
#       reg PARITY_bit;
#   7           1          2107  always @(posedge uartif.clk or negedge uartif.reset) begin
#   8
#       if (!uartif.reset) begin
#   9           1          111    state <= uartif.IDLE;
#  10           1          111    uartif.TX_OUT <= 1'b1;
#  11           1          111    uartif.Busy <= 1'b0;
#  12           1          111    counter <= 0;
#  13
#       end else begin

```

```

Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses  Coverage
  -----
  Toggles               26     26      0    100.00%

=====Toggle Details=====

Toggle Coverage for instance /\UART_top#dut  --

      Node      1H->0L    0L->1H  "Coverage"
      -----
DATA_reg[0-7]      1         1    100.00
  PARITY_bit       1         1    100.00
  counter[0-3]     1         1    100.00

Total Node Count    =      13
Toggled Node Count  =      13
Untoggled Node Count =       0


Toggle Coverage     =    100.00% (26 of 26 bins)



```



I excluded state in branch and toggle because we have only 5 states which only needs [2:0] state and not [3:0].

It can be considered as a bug in the design.

Output of all states and transcript:







```

    Busy = 0b0 , Busy_ex = 0b0
correct count = 1000 , error count = 0
Reset = 0b1 , P_DATA = 0he4 , PAR_EN = 0b0 , PAR_TYP = 0b0 ,

    DATA_VALID = 0b0
OUTPUT : TX_OUT = 0b1 , TX_OUT_ex = 0b1 ,

    Busy = 0b0 , Busy_ex = 0b0
** Note: $stop      : UART_tb.sv(30)
Time: 4205 ns  Iteration: 0  Instance: /UART_top/tb
Break in Module UART_tb at UART_tb.sv line 30

```