Momen Mostafa Mohamed Elzaghawy

UART_TX UVM

Design:

```
module UART (UART_if.DUT uartif);
    reg [3:0] state = uartif.IDLE;
    reg [3:0] counter = 0;
    reg [7:0] DATA_reg;
    reg PARITY_bit;
always @(posedge uartif.clk or negedge uartif.reset) begin
    if (!uartif.reset) begin
        state <= uartif.IDLE;</pre>
        uartif.TX_OUT <= 1'b1;</pre>
        uartif.Busy <= 1'b0;</pre>
        counter <= 0;
        case (state)
          uartif.IDLE: begin
                 uartif.TX_OUT <= 1'b1;</pre>
                 uartif.Busy <= 1'b0;
                 counter <= 0;
                 if (uartif.DATA VALID) begin
                      DATA_reg <= uartif.P_DATA;
                     PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;
                     state <= uartif.START;</pre>
                     uartif.Busy <= 1'b1;</pre>
          end
          uartif.START: begin
                 uartif.TX_OUT <= 1'b0;</pre>
                 state <= uartif.DATA;</pre>
                 counter <= 0;
          end
          uartif.DATA: begin
                   uartif.TX_OUT <= DATA_reg[counter];</pre>
                   counter <= counter + 1;</pre>
                   if (counter == 7)
                   state <= (uartif.PAR_EN) ? uartif.PARITY : uartif.STOP;</pre>
          end
          uartif.PARITY: begin
                     uartif.TX_OUT <= PARITY_bit;</pre>
                     state <= uartif.STOP;</pre>
          uartif.STOP: begin
                   uartif.TX_OUT <= 1'b1;</pre>
                   state <= uartif.IDLE;</pre>
        endcase
end
endmodule
```

Golden model:

```
module UART_golden_model(UART_if.GOLDEN uartif);
   reg [3:0] counter = 0;
   reg [7:0] DATA_reg;
   reg PARITY_bit;
   reg [3:0]cs,ns;
  always @(posedge uartif.clk , negedge uartif.reset)begin
        if (!uartif.reset) begin
          cs <= uartif.IDLE;</pre>
           counter <= 0;
       cs <= ns;
  end
    always @(*)begin
           case(cs)
               uartif.IDLE : begin
                           if (uartif.DATA_VALID) begin
                           ns = uartif.START;
                       end
               uartif.START : ns = uartif.DATA;
               uartif.DATA :begin
                if (counter == 7)
                ns = (uartif.PAR_EN) ? uartif.PARITY : uartif.STOP;
               uartif.PARITY : ns = uartif.STOP;
               uartif.STOP : ns = uartif.IDLE;
               default : ns = uartif.IDLE;
```

```
always @(posedge uartif.clk , negedge uartif.reset) begin
       if (!uartif.reset) begin
            uartif.TX_OUT_ex <= 1'b1;</pre>
            uartif.Busy_ex <= 1'b0;</pre>
            counter <= 0;
        case (cs)
          uartif.IDLE: begin
                 uartif.TX_OUT_ex <= 1'b1;</pre>
                 uartif.Busy_ex <= 1'b0;</pre>
                 counter <= 0;
                 if (uartif.DATA_VALID) begin
                     DATA_reg <= uartif.P_DATA;</pre>
                     PARITY_bit <= (uartif.PAR_TYP == 0) ? ~^uartif.P_DATA : ^uartif.P_DATA;
                     uartif.Busy_ex <= 1'b1;</pre>
          end
          uartif.START: begin
                 uartif.TX_OUT_ex <= 1'b0;</pre>
                 counter <= 0;
          uartif.DATA: begin
                   uartif.TX_OUT_ex <= DATA_reg[counter];</pre>
                   counter <= counter + 1;</pre>
          uartif.PARITY: begin
                     uartif.TX_OUT_ex <= PARITY_bit;</pre>
          uartif.STOP: begin
              uartif.TX_OUT_ex <= 1'b1;</pre>
   end
endmodule
```

SVA:

```
ule UART_sva (UART_if.DUT wartif);
always_comb begin
    if(!uartif.reset)
      assert_reset: assert final ((uartif.TX_OUT)&&(!uartif.Busy)&&(UART.state==uartif.IDLE)&&(UART.counter==0));
cover_reset:cover final ((uartif.TX_OUT)&&(!uartif.Busy)&&(UART.state==uartif.IDLE)&&(UART.counter==0));
                                    property no3;
@(posedge uartif.clk) disable iff(!uartif.reset)

(()(ADT_state==uartif.IDLE) && (!uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uartif.uar
                                   ((UART.state==uartif.IDLE) && (!uartif.DATA_VALID) )|=> (UART.state==uartif.IDLE);
                                      @(posedge uartif.clk) disable iff(!uartif.reset)
                                      (UART.state==uartif.IDLE)&&(uartif.DATA_VALID) && (uartif.PAR_TYP==1) |=>

(UART.PARITY_bit==^$past(uartif.P_DATA)) && (uartif.Busy) && (UART.DATA_reg==$past(uartif.P_DATA)) &&(UART.state==uartif.START);
endproperty property no7;
(uartif.TX_OUT==0) && (UART.state==uartif.DATA) && (UART.counter==0);
 property no8;
        property no9;
   property no10;
@(posedge uartif.clk) disable iff(!uartif.reset)
                                                         (UART.state==uartif.DATA)&&(UART.counter==7)&&(uartif.PAR_EN==1) |=>
                                                               (UART.state==uartif.PARITY);
        property no12;
@(posedge uartif.clk) disable iff(!uartif.reset)
                                                          (UART.state==uartif.PARITY) |=>
| (uartif.TX_OUT==$past(UART.PARITY_bit)) &&(UART.state==uartif.STOP);
        (uartif.TX_OUT==1) &&(UART.state==uartif.IDLE);
       assert_2:assert property (MOZ);
ec 2:cover property (no2);
assert_(no3);
       assert_2:assect_ocore_property (no
assert_3:assert property (no3);
wer_3:cover property (no3);
      cover_assert_assert
cover_4:cover property (no4);
assert_5:assert property (no5);
cover_5:cover property (no6);
assert_6:assert property (no6);
cover_6:cover property (no7);
cover_7:cover property (no7);
cover_7:cover property (no8);
       assert_7:asser
cover_7:cover property (mos);
assert_8:assert property (mos);
over_8:cover property (mos);
                                                       perty (no9);
perty (no10);
property (no10);
        cover_9:cover propert
assert_10:assert prop
                                                                 v (no10);
        cover 10:cover
         assert_11:assert
       assert_11:assert_cover_property (no11);
assert_12:assert property (no12);
cover_12:cover_property (no12);
assert_13:assert property (no13);
assert_n3:cover_property (no13);
endmodule
```

Interface:

```
E UARI_ifsv

Interface UART_if (clk);

input bit clk;

logic reset;

logic reset;

logic PAR_EN;

logic PAR_TYP;

logic DATA_VALID;

logic Busy , Busy_ex;

parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4;

modport DUT (input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,

modport GOLDEN (input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,

modport GOLDEN (input clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,

modport TEST (output reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,

modport TEST (output reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,

modport MONITOR (output clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID ,

modport MONITOR (output clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID , TX_OUT , Busy ,TX_OUT_ex , Busy_ex);

modport MONITOR (output clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID , TX_OUT , Busy ,TX_OUT_ex , Busy_ex);

modport MONITOR (output clk , reset , P_DATA , PAR_EN , PAR_TYP , DATA_VALID , TX_OUT , Busy ,TX_OUT_ex , Busy_ex);

moditierface
```

Top:

```
→ UAKI_top.sv

     import uvm_pkg::*;
     `include "uvm_macros.svh"
     import UART_test_pkg::*;
     module UART_top();
    bit clk;
     initial begin
         forever begin
             #1 clk = ~clk;
     UART_if uartif (clk);
     UART dut (uartif);
     UART_golden_model GM (uartif);
     bind UART UART_sva_inst(uartif);
19
     initial begin
         uvm_config_db#(virtual UART_if)::set(null, "uvm_test_top", "UART_IF", uartif);
         run_test("UART_test");
     endmodule
```

Test:

```
package UART_test_pkg;
import UART_env_pkg::*;
import UART_config_pkg::*;
import UART_seq_pkg::*;
import uvm_pkg::*;
import UART_seq_item_pkg::*;
'include "uvm_macros.svh"
class UART_test extends uvm_test;
    'uvm_component_utils(UART_test)
    UART_env env;
    UART_config UART_cfg;
    virtual UART_if UART_vif;
    UART_main_seq main_seq;
    UART_reset_seq reset_seq;
    function new(string name = "UART_test", uvm_component parent = null);
        super.new(name, parent);
    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        env = UART_env::type_id::create("env", this);
       UART_cfg = UART_config::type_id::create("UART_cfg");
        main_seq = UART_main_seq::type_id::create("main_seq");
        reset_seq = UART_reset_seq::type_id::create("reset_seq");
       UART_cfg.is_active = UVM_ACTIVE;
        if (!uvm_config_db#(virtual UART_if)::get(this, "", "UART_IF", UART_cfg.UART_vif))
            'uvm_fatal("build_phase", "test - unable to get the virtual interface");
        uvm_config_db#(UART_config)::set(this, "*", "CFG", UART_cfg);
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        phase.raise_objection(this);
        `uvm_info("run_phase", "reset asserted", UVM_LOW)
        reset_seq.start(env.agt.sqr);
        `uvm_info("run_phase", "reset deasserted", UVM_LOW)
        `uvm_info("run_phase", "stimulus generation started 1", UVM_LOW)
        main_seq.start(env.agt.sqr);
        `uvm_info("run_phase", "stimulus generation ended 1", UVM_LOW)
        `uvm_info("run_phase", "reset asserted", UVM_LOW)
        reset_seq.start(env.agt.sqr);
        `uvm_info("run_phase", "reset deasserted", UVM_LOW)
        phase.drop_objection(this);
```

Agent:

```
package UART_agent_pkg;
     import UART_driver_pkg::*;
     import UART_monitor_pkg::*;
     import UART_sequencer_pkg::*;
     import UART_seq_item_pkg::*;
     import UART_config_pkg::*;
     import uvm_pkg::*;
     'include "uvm_macros.svh"
     class UART_agent extends uvm_agent;
          uvm_component_utils(UART_agent)
         UART_sequencer sqr;
         UART_driver drv;
15
         UART_monitor mon;
         UART_config UART_cfg;
         uvm_analysis_port #(UART_seq_item) agt_ap;
         function new (string name = "UART_agent", uvm_component parent = null);
             super.new(name, parent);
         function void build_phase (uvm_phase phase);
             super.build_phase(phase);
             if (!uvm_config_db #(UART_config)::get(this, "", "CFG", UART_cfg))
                  `uvm_fatal("build_phase", "test - unable to get the configuration");
             if (UART_cfg.is_active == UVM_ACTIVE) begin
                 sqr = UART_sequencer::type_id::create("sqr", this);
                 drv = UART_driver::type_id::create("drv", this);
             mon = UART_monitor::type_id::create("mon", this);
             agt_ap = new("agt_ap", this);
             function void connect_phase(uvm_phase phase);
             mon.UART_vif = UART_cfg.UART_vif;
             mon.mon_ap.connect(agt_ap);
             if (UART_cfg.is_active == UVM_ACTIVE) begin
                 drv.UART_vif = UART_cfg.UART_vif;
                 drv.seq_item_port.connect(sqr.seq_item_export);
     endclass
     endpackage
```

Env:

```
package UART_env_pkg;
import UART_agent_pkg::*;
import UART_scoreboard_pkg::*;
import UART_coverage_pkg::*;
import uvm_pkg::*;
include "uvm_macros.svh"
class UART_env extends uvm_env;
    'uvm_component_utils(UART_env)
    UART_agent agt;
    UART_scoreboard sb;
    UART_coverage cov;
    function new(string name = "UART_env", uvm_component parent = null);
         super.new(name, parent);
    function void build_phase(uvm_phase phase);
         super.build_phase(phase);
         agt = UART_agent::type_id::create("agt", this);
        sb = UART_scoreboard::type_id::create("sb", this);
cov = UART_coverage::type_id::create("cov", this);
    function void connect_phase(uvm_phase phase);
         agt.agt_ap.connect(sb.sb_export);
        agt.agt_ap.connect(cov.cov_export);
endclass
endpackage
```

Config:

Sequence item:

```
package UART_seq_item_pkg;
     import uvm_pkg::*;
     'include "uvm_macros.svh"
     parameter IDLE = 0, START = 1, DATA = 2, PARITY = 3, STOP = 4;
     class UART_seq_item extends uvm_sequence_item;
          uvm_object_utils(UART_seq_item)
        rand logic reset;
        rand logic [7:0] P_DATA;
        rand logic PAR_EN;
        rand logic PAR_TYP;
        rand logic DATA_VALID;
        rand int pattern_type;
17
         logic TX_OUT , TX_OUT_ex;
         logic Busy , Busy_ex;
         function new(string name = "UART_seq_item");
            super.new(name);
         function string convert2string();
             return $sformatf("%s reset=%b P_DATA=%h PAR_EN=%b PAR_TYP=%b DATA_VALID=%b",
                            super.convert2string(), reset, P_DATA, PAR_EN, PAR_TYP, DATA_VALID);
         function string convert2string_stimulus();
            return $sformatf("reset=%b P_DATA=%h PAR_EN=%b PAR_TYP=%b DATA_VALID=%b",
                             reset, P_DATA, PAR_EN, PAR_TYP, DATA_VALID);
       constraint reset_con {reset dist {0 := 3 , 1 := 97};}
       constraint PAR_TYP_con {PAR_TYP dist {0 := 50 , 1 := 50};}
       constraint PAR_EN_con {PAR_EN dist{0 := 75 , 1 := 25};}
       constraint DATA_VALID_con {DATA_VALID dist {0 := 8 , 1 := 92};} ;
       constraint P_DATA_LSB_con {P_DATA[0] dist {0 := 20 , 1:=80};}
       constraint pattern_type_con { pattern_type dist {0 := 96 , 1 := 4 };}
       constraint P_DATA_con { if (pattern_type) P_DATA inside{8'hFF , 8'h00 , 8'hAA};}
     endclass
```

Sequence:

```
package UART_seq_pkg;
     import uvm_pkg::*;
     import UART_seq_item_pkg::*;
     'include "uvm_macros.svh"
     class UART_reset_seq extends uvm_sequence #(UART_seq_item);
         `uvm_object_utils(UART_reset_seq)
        UART_seq_item seq_item;
        function new(string name = "UART_reset_seq");
            super.new(name);
        task body;
            seq_item = UART_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            seq_item.reset = 0;
           seq_item.P_DATA = 0;
           seq_item.PAR_EN = 0;
            seq_item.PAR_TYP = 0;
            seq_item.DATA_VALID = 0;
            finish_item(seq_item);
     class UART_main_seq extends uvm_sequence #(UART_seq_item);
         'uvm_object_utils(UART_main_seq)
        UART_seq_item seq_item;
        function new(string name = "UART_main_seq");
            super.new(name);
        task body;
            seq_item = UART_seq_item::type_id::create("seq_item");
            repeat (1000) begin
                start_item(seq_item);
                assert(seq_item.randomize());
38
                 finish_item(seq_item);
         endtask
     endpackage
```

Sequencer:

```
package UART_sequencer_pkg;
import uvm_pkg::*;
import UART_seq_item_pkg::*;
include "uvm_macros.svh"

class UART_sequencer extends uvm_sequencer #(UART_seq_item);

uvm_component_utils(UART_sequencer);

function new (string name = "UART_sequencer", uvm_component parent = null);

super.new(name, parent);
endfunction
endclass

endpackage
```

Driver:

```
package UART_driver_pkg;
import uvm_pkg::*;
import UART_seq_item_pkg::*;
'include "uvm_macros.svh"
class UART_driver extends uvm_driver #(UART_seq_item);
   `uvm_component_utils(UART_driver)
   virtual UART_if UART_vif;
   UART_seq_item stim_seq_item;
    function new(string name = "UART_driver", uvm_component parent = null);
       super.new(name, parent);
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
        forever begin
           stim_seq_item = UART_seq_item::type_id::create("stim_seq_item");
           seq_item_port.get_next_item(stim_seq_item);
           UART_vif.reset = stim_seq_item.reset;
           UART_vif.P_DATA = stim_seq_item.P_DATA;
           UART_vif.PAR_EN = stim_seq_item.PAR_EN;
           UART_vif.PAR_TYP = stim_seq_item.PAR_TYP;
           UART_vif.DATA_VALID = stim_seq_item.DATA_VALID;
           @(negedge UART_vif.clk);
            seq_item_port.item_done();
            `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
endpackage
```

Coverage:

```
package UART_coverage_pkg;
import UART_seq_item_pkg::*;
import uvm_pkg::*;
'include "uvm_macros.svh"
class UART_coverage extends uvm_component;
    `uvm_component_utils(UART_coverage)
   uvm_analysis_export #(UART_seq_item) cov_export;
   uvm_tlm_analysis_fifo #(UART_seq_item) cov_fifo;
  UART_seq_item seq_item_cov;
     covergroup cvr_gp ;
 reset_cp : coverpoint seq_item_cov.reset {
  bins zero = {0} ;
   bins one = {1} ;}
 PAR_TYP_cp : coverpoint seq_item_cov.PAR_TYP {
   bins zero = {0} ;
   bins one = {1} ;}
 PAR_EN_cp : coverpoint seq_item_cov.PAR_EN {
   bins zero = \{0\};
   bins one = {1} ;}
 P_DATA_cp : coverpoint seq_item_cov.P_DATA {
   bins all_values = {[0:255]};}
 DATA_VALID_cp : coverpoint seq_item_cov.DATA_VALID {
   bins zero = {0};
   bins one = {1} ;}
 TX_OUT_cp : coverpoint seq_item_cov.TX_OUT {
   bins zero = {0};
bins one = {1};}
 Busy_cp : coverpoint seq_item_cov.Busy {
  bins zero = {0} ;
 bins one = {1}; | PAR_EN_TYPE_cross : cross PAR_EN_cp , PAR_TYP_cp ;
 P_DATA_DATA_VALID_cross : cross P_DATA_cp , DATA_VALID_cp ;
 TX_OUT_Busy_cross : cross TX_OUT_cp , Busy_cp ;
 endgroup
    function new(string name = "UART_coverage", uvm_component parent = null);
       super.new(name, parent);
       cvr_gp = new();
   function void build_phase(uvm_phase phase);
       super.build_phase(phase);
       cov_export = new("cov_export", this);
       cov_fifo = new("cov_fifo", this);
   function void connect_phase(uvm_phase phase);
       super.connect_phase(phase);
        cov_export.connect(cov_fifo.analysis_export);
   task run_phase(uvm_phase phase);
       super.run_phase(phase);
        forever begin
           cov_fifo.get(seq_item_cov);
           cvr_gp.sample();
       end
endclass
endpackage
```

Scoreboard:

```
package UART_scoreboard_pkg;
import UART_seq_item_pkg::*;
import uvm_pkg::*;
class UART_scoreboard extends uvm_scoreboard;
     uvm_component_utils(UART_scoreboard)
   uvm_analysis_export #(UART_seq_item) sb_export;
uvm_tlm_analysis_fifo #(UART_seq_item) sb_fifo;
    UART_seq_item seq_item_sb;
    int error_count = 0;
    int correct_count = 0;
    function new(string name = "UART_scoreboard", uvm_component parent = null);
       super.new(name, parent);
    function void build_phase(uvm_phase phase);
      super.build_phase(phase);
       sb_export = new("sb_export", this);
sb_fifo = new("sb_fifo", this);
   endfunction
    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
       sb_export.connect(sb_fifo.analysis_export);
    task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin
            sb_fifo.get(seq_item_sb);
            else begin
               correct_count++;
    function void report_phase(uvm_phase phase);
        super.report_phase(phase);
        'uvm_info("report_phase", $sformatf("correct = %0d", correct_count), UVM_MEDIUM)
'uvm_info("report_phase", $sformatf("error = %0d", error_count), UVM_MEDIUM)
```

Monitor:

```
package UART_monitor_pkg;
     import uvm_pkg::*;
     import UART_seq_item_pkg::*;
     'include "uvm_macros.svh"
     class UART_monitor extends uvm_monitor;
         `uvm_component_utils(UART_monitor)
         virtual UART_if UART_vif;
         UART_seq_item rsp_seq_item;
         uvm_analysis_port #(UART_seq_item) mon_ap;
         function new (string name = "UART_monitor", uvm_component parent = null);
             super.new(name, parent);
         function void build_phase (uvm_phase phase);
             super.build_phase(phase);
             mon_ap = new("mon_ap", this);
         task run_phase (uvm_phase phase);
             super.run_phase(phase);
             forever begin
                 rsp_seq_item = UART_seq_item::type_id::create("rsp_seq_item");
                 @(posedge UART_vif.clk);
                 rsp_seq_item.reset = UART_vif.reset;
                 rsp_seq_item.P_DATA = UART_vif.P_DATA;
                 rsp_seq_item.PAR_EN = UART_vif.PAR_EN;
                 rsp_seq_item.PAR_TYP = UART_vif.PAR_TYP;
                 rsp_seq_item.DATA_VALID = UART_vif.DATA_VALID;
33
                 mon_ap.write(rsp_seq_item);
                 `uvm_info("run_phase", rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
         endtask
     endpackage
```

Do file:

```
vlib work
vlog -f src_files_UART.list
vsim -voptargs=+acc work.UART_top -classdebug -uvmcontrol=all
add wave /UART_top/uartif/*
run -all
```

Src_files.list:

```
Fsrc_files_UART.list

1   UART_if.sv

2   UART.sv

3   UART_golden_model.sv

4   UART_config.sv

5   UART_seq_item.sv

6   UART_seq.sv

7   UART_sequencer.sv

8   UART_monitor.sv

9   UART_driver.sv

10   UART_scoreboard.sv

11   UART_coverage.sv

12   UART_agent.sv


13   UART_test.sv

14   UART_test.sv

15   UART_top.sv

16
```

Waveform and transcript:



```
UVM_INFO UART_test.sv(44) % 2: uvm_test_top [run_phase] reset deasserted
UVM_INFO UART_test.sv(47) % 2: uvm_test_top [run_phase] stimulus generation started 1
UVM_INFO UART_test.sv(49) % 2002: uvm_test_top [run_phase] stimulus generation ended 1
UVM_INFO UART_test.sv(52) % 2002: uvm_test_top [run_phase] reset asserted
UVM_INFO UART_test.sv(54) % 2004: uvm_test_top [run_phase] reset deasserted
UVM_INFO UART_scoreboard.sv(48) % 2004: uvm_test_top.env.sb [report_phase] correct = 1002
UVM_INFO UART_scoreboard.sv(49) % 2004: uvm_test_top.env.sb [report_phase] correct = 1002
UVM_INFO UART_scoreboard.sv(49) % 2004: uvm_test_top.env.sb [report_phase] error = 0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO : 12
UVM_MARNING: 0
UVM_ERROR: 0
UVM_ERROR: 0
UVM_ERROR: 0
UVM_ERROR: 0
IVM_ERROR: 0
IVM_ERROR: 0
IVM_ERROR: 0
IVM_STAIL: 0

** Report counts by id
[Questa UVM] 2
[RNIST] 1
[TEST_DONE] 1
[report_phase] 6

** Note: Sfinish : C:/questasim64_2024.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)
Time: 2004 ns Iteration: 61 Instance: /UART_top
Break in Task uvm_pkg/uvm_root::run_test_at C:/questasim64_2024.1/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh line 430
```