Momen Mostafa Mohamed Elzaghawy compArith_lab3

Q1

RTL:


```
M: > STmicroelectronics training > session 4 > codes > ≡ mult32_1.v
       module mult32 1 (clk,rstn,a,x,product);
       input clk, rstn;
       input signed[31:0]a,x;
       output reg signed[64:0]product;
       reg signed[32:0]multiplicand reg;
       reg [5:0]count;
       wire [32:0]add,subt;
           assign add = product[64:32]+multiplicand reg;
           assign subt = product[64:32]-multiplicand reg;
           always @(posedge clk,negedge rstn) begin
                if (!rstn) begin
                    multiplicand reg <= {a[31],a};
                    product <= {33'b0,x};</pre>
                    count <= 0;
                else begin
                if(product[0]==1'b0)
 17
               begin
                    product <=product>>>1;
                    count <=count+1;
                end
                else begin
                    if (count<31) begin
                        product <= {add[32],add,product[31:1]};</pre>
                        count <=count+1;</pre>
                        end
                        else
                                 product <= {subt[32],subt,product[31:1]};</pre>
                end
           end
       endmodule
```

Testbench:

```
module mult32_1_tb ();
    reg clk, rstn;
    reg signed [31:0] a, x;
    wire signed [64:0] product;
    mult32_1 M1 (.clk(clk), .rstn(rstn), .a(a), .x(x), .product(product));
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
```


```
initial begin
             a = 74; x = 90; rstn = 0;
             #2 rstn = 1;
12
             #320;
             $display("a=%d, x=%d ,product=%d", a, x,product);
             rstn = 0;a = 946738; x = 393746;
             #2 rstn = 1;
             #320;
             $display("a=%d, x=%d,product=%d", a, x,product);
             rstn = 0;a = -90876; x = 78;
             #2 rstn = 1;
             #320;
             $display("a=%d, x=%d,product=%d", a, x,product);
             rstn = 0;a = 8765; x = -345;
             #2 rstn = 1;
             #320;
             $display("a=%d, x=%d,product=%d", a, x,product);
             rstn = 0;a = -8773; x = -926;
             #2 rstn = 1;
             #320;
             $display("a=%d, x=%d,product=%d", a, x,product);
             rstn = 0;a = 9324; x = 0;
             #2 rstn = 1;
             #320;
             $display("a=%d, x=%d,product=%d", a, x,product);
             rstn = 0; a = 0; x = 6243;
             #2 rstn = 1;
             #320;
             $display("a=%d, x=%d,product=%d", a, x,product);
             $stop;
         end
     endmodule
```

Wave form, transcript:




```
VSIM 3> run -all
                          90 ,product=
            74, x=
                                                      6660
        946738, x=
                      393746,product=
                                            372774300548
        -90876, x=
                          78,product=
                                                 -7088328
         8765, x=
                        -345,product=
                                                 -3023925
         -8773, x=
                        -926, product=
                                                 8123798
          9324, x=
                           0,product=
                                                       0
                        6243, product=
             0, x=
 ** Note: $stop : M:/STmicroelectronics training/session
4/codes/mult32 1.v(81)
```


Schematic:




Synthesis:



Utilization:



Implementation:



RTL:

```
M: > STmicroelectronics training > session 4 > codes > ≡ booth_recoading.v
       module booth_recoading (in_1,in_2,out);
            parameter N=32;
            input [3:0] in_1;
            input signed [N-1:0]in_2;
            output reg signed [N+1:0]out;
            always @(*) begin
                case (in 1)
                    4'd0 :out=0 ;
                     4'd1 :out= in_2;
                     4'd2
                           :out= in_2 ;
                     4'd3
                            :out= in_2*2 ;
                    4'd4
                           :out= in_2*2;
                     4'd5
                           :out= in 2*3;
                    4'd6
                           :out= in_2*3 ;
                     4'd7
                           :out= in_2*4;
                    4'd8 :out= in_2*-4;
                     4'd9
                           :out= in 2*-3;
                    4'd10 :out= in 2*-3;
                     4'd11
                            :out= in 2*-2;
                    4'd12 :out= in_2*-2;
                     4'd13 :out= in 2*-1;
                     4'd14 :out= in_2*-1;
                     default: out= 0;
            end
       endmodule
 26
1
    module CSA (A,B,C,S,carry);
        parameter N=32;
        input [N-1:0] A,B,C;
       output [N-1:0] S;
       output [N-1:0] carry;
       assign S=A^B^C; //sum generate
       genvar i;
       generate
          for (i =0 ;i<N ;i=i+1 ) begin //carry generate</pre>
              assign carry[i] = (A[i] & B[i]) | (A[i] & C[i]) | (B[i] & C[i]);
       endgenerate
    endmodule
```

```
module radix_8_booth_mult32 (clk,rstn,a,x,product);
     input clk, rstn;
   output reg signed [63:0] product;
  wire [33:0]booth_out,CSA_Sout,CSA_Cout;
  reg [33:0]multiplier,sum,carry;
  reg [31:0]multiplicand;
  reg d_ff_Q;
  wire [3:0]add;
  wire [32:0] d_ff_sum;
  booth_recoading B1(.in_1(multiplier[3:0]),.in_2(multiplicand),.out(booth_out));
  CSA #(34) C1 (.A(booth_out),.B({{3{sum[33]}}, sum[33:3] }),.C({ {2{carry[33]}}, carry[33:2]}),.S(CSA_Sout),.carry(CSA_Cout));
  assign d_ff_sum={{3{sum[33]}}},sum[33:3]}+{{2{carry[33]}}},carry[33:2]}+d_ff_Q;
  assign add=sum[2:0]+{carry[1:0],d_ff_Q};
  always @(posedge clk,negedge rstn) begin
         multiplier <= {x[31],x,1'b0};
         multiplicand <= a;
         sum <= 34'b0;
         carry <= 34'b0;
         d_ff_Q <= 1'b0;
         product<=64'b0;
   else begin
    multiplier<=multiplier >>3;
   sum <= CSA_Sout;</pre>
   carry <= CSA_Cout;</pre>
   d_ff_Q <=add[3];</pre>
   product <={d_ff_sum,add[2:0],product[32:3]};</pre>
endmodule
```


Testbench:

```
module radix_8_booth_mult32_tb ();
reg clk,rstn;
reg signed [31:0]a,x;
wire signed [63:0]product;


radix_8_booth_mult32 R1 (.*);
initial begin
clk=0;
#10;
forever #5 clk=~clk;
end
```

```
initial begin
     a=100;x=100;rstn=0;
     #10 rstn=1;
     #120
     $display("a=%d x=%d result=%d",a,x,product);
     a=-9;x=8;rstn=0;
     #10 rstn=1;
     #120
     $display("a=%d x=%d result=%d",a,x,product);
     a=-976;x=-654;rstn=0;
     #10 rstn=1;
     #120
     $display("a=%d x=%d result=%d",a,x,product);
     a=698;x=0;rstn=0;
     #10 rstn=1;
     #120
     $display("a=%d x=%d result=%d",a,x,product);
     a=0;x=678;rstn=0;
     #10 rstn=1;
     #120
     $display("a=%d x=%d result=%d",a,x,product);
     a=5;x=-5;rstn=0;
     #10 rstn=1;
     #120
35
     $display("a=%d x=%d result=%d",a,x,product);
     #5;
     $stop;
     end
     endmodule
```


Wave &transcript:



Schematic:




Synthesis:



Utilization:



Implementation:



Q3:

RTL:

```
module full_adder (a,b,cin,sum,cout);
input a,b,cin;
output sum,cout;

assign sum = a ^ b ^ cin;
assign cout = (a & b) | (b & cin) | (a & cin);
endmodule
endmodule
```

```
module Array_Multiplier (a, x, Result);
         parameter n = 5;
         input signed [n-1:0] a, x;
         output reg signed[2*n:0] Result;
         wire [n-1:0] multiplier, multiplicand;
         wire [n-2:0] c [0:n-2];
         wire [n-2:0] s [0:n-2];
         wire sign;
         wire [2*n-1:0] p;
         wire [n-2:0] carry;
         assign multiplier = x[n-1] ? -x : x;
         assign multiplicand = a[n-1] ? -a : a;
         assign p[0] = multiplicand[0] & multiplier[0];
         assign p[2*n-1] = carry[n-2];
17
         assign sign = x[n-1] ^ a[n-1];
18
         genvar i,j;
20
         generate
21
         for (i = 0; i < n-1; i = i + 1) begin : stage1
22
             full_adder I0 (
                  .a(multiplicand[i+1] & multiplier[0]),
                  .b(multiplicand[i] & multiplier[1]),
                  .cin(1'b0),
                  .sum(s[0][i]),
                  .cout(c[0][i])
28
             );
29
         endgenerate
```


```
generate
for (i = 0; i < n-2; i = i + 1) begin : stage2
    for (j = 0; j < n-2; j = j + 1) begin : stage2 inner
        full adder I1 (
            .a(c[i][j]),
            .b(s[i][j+1]),
            .cin(multiplicand[j] & multiplier[i+2]),
            .sum(s[i+1][j]),
            .cout(c[i+1][j])
        );
    end
endgenerate
generate
for (i = 0; i < n-2; i = i + 1) begin : stage3
    full adder I2 (
        .a(c[i][n-2]),
        .b(multiplicand[n-1] & multiplier[i+1]),
        .cin(multiplicand[n-2] & multiplier[i+2]),
        .sum(s[i+1][n-2]),
        .cout(c[i+1][n-2])
    );
endgenerate
```

```
generate
for (i = 0; i < n-1; i = i + 1) begin : stage4
    if (i == 0) begin
        full_adder I3 (
            .a(1'b0),
            .b(c[n-2][0]),
            .cin(s[n-2][1]),
            .sum(p[n]),
            .cout(carry[i])
    end else if (i < n-2) begin
        full_adder I4 (
            .a(carry[i-1]),
            .b(c[n-2][i]),
            .cin(s[n-2][i+1]),
            .sum(p[n+i]),
            .cout(carry[i])
        );
    end else begin
            .a(carry[i-1]),
            .b(c[n-2][i]),
            .cin(multiplicand[n-1] & multiplier[n-1]),
            .sum(p[n+i]),
            .cout(carry[i])
        );
    end
endgenerate
```

Testbench:

```
module Array Multiplier_tb;
   parameter n = 5;
   reg signed [n-1:0] a, x;
   wire signed [2*n:0] Result;
   Array Multiplier #(n) A1 (.*);
   initial begin
       a = 5; x = 3;
       #10;
       display("a = %d, x = %d, Result = %d", a, x, Result);
       a = -5; x = 3;
       #10;
       display("a = %d, x = %d, Result = %d", a, x, Result);
       a = 0; x = 3;
       #10;
       display("a = %d, x = %d, Result = %d", a, x, Result);
       a = 0; x = 0;
       #10;
       display("a = %d, x = %d, Result = %d", a, x, Result);
         a = 9; x = 0;
       #10;
       display("a = %d, x = %d, Result = %d", a, x, Result);
         a = -4; x = -4;
       #10;
       display("a = %d, x = %d, Result = %d", a, x, Result);
        a = 4; x = -6;
       display("a = %d, x = %d, Result = %d", a, x, Result);
       #10;
       $stop;
   end
endmodule
```


Wave:




Transcript:

```
VSIM 16> run -all
       5, x = 3, Result =
                             15
              3, Result =
      -5, x =
                             -15
       0, x =
              3, Result =
                              0
              0, Result =
       0, x =
       9, x =
              0, Result =
                             0
      -4, x = -4, Result =
                             16
       4, x = -6, Result =
 ** Note: $stop : M:/STmicroelect
```


Schematic:



Synthesis:



Utilization:



Implementation:

