

Momen Mostafa Mohamed Elzaghawy

compArith_lab3

Q1

RTL:


```
M: > STmicroelectronics training > session 4 > codes > mult32_1.v
1  module mult32_1 (clk,rstn,a,x,product);
2  input clk,rstn;
3  input signed[31:0]a,x;
4  output reg signed[64:0]product;
5  reg signed[32:0]multiplicand_reg;
6  reg [5:0]count;
7  wire [32:0]add,subt;
8      assign add = product[64:32]+multiplicand_reg;
9      assign subt = product[64:32]-multiplicand_reg;
10     always @(posedge clk,negedge rstn) begin
11         if (!rstn) begin
12             multiplicand_reg <= {a[31],a};
13             product <= {33'b0,x};
14             count <= 0;
15         end
16         else begin
17             if((product[0]==1'b0))
18                 begin
19                     product <=product>>>1;
20                     count <=count+1;
21                 end
22             else begin
23                 if (count<31) begin
24                     product <= {add[32],add,product[31:1]};
25                     count <=count+1;
26                 end
27                 else
28                     product <= {subt[32],subt,product[31:1]};
29             end
30         end
31     end
32
33 endmodule
```

Testbench:

```
module mult32_1_tb ();
    reg clk, rstn;
    reg signed [31:0] a, x;
    wire signed [64:0] product;
    mult32_1 M1 (.clk(clk), .rstn(rstn), .a(a), .x(x), .product(product));
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
end
```


```
10     initial begin
11         a = 74; x = 90; rstn = 0;
12         #2 rstn = 1;
13         #320;
14         $display("a=%d, x=%d ,product=%d", a, x,product);
15         rstn = 0;a = 946738; x = 393746;
16         #2 rstn = 1;
17         #320;
18         $display("a=%d, x=%d,product=%d", a, x,product);
19         rstn = 0;a = -90876; x = 78;
20         #2 rstn = 1;
21         #320;
22         $display("a=%d, x=%d,product=%d", a, x,product);
23         rstn = 0;a = 8765; x = -345;
24         #2 rstn = 1;
25         #320;
26         $display("a=%d, x=%d,product=%d", a, x,product);
27         rstn = 0;a = -8773; x = -926;
28         #2 rstn = 1;
29         #320;
30         $display("a=%d, x=%d,product=%d", a, x,product);
31         rstn = 0;a = 9324; x = 0;
32         #2 rstn = 1;
33         #320;
34         $display("a=%d, x=%d,product=%d", a, x,product);
35         rstn = 0;a = 0; x = 6243;
36         #2 rstn = 1;
37         #320;
38         $display("a=%d, x=%d,product=%d", a, x,product);
39         $stop;
40     end
41 endmodule
```

Wave form, transcript:




```
VSIM 3> run -all
# a=      74, x=      90 ,product=      6660
# a=    946738, x=    393746,product=    372774300548
# a=   -90876, x=      78,product=    -7088328
# a=    8765, x=   -345,product=   -3023925
# a=   -8773, x=   -926,product=    8123798
# a=    9324, x=      0,product=      0
# a=      0, x=    6243,product=      0
# ** Note: $stop : M:/STmicroelectronics training/session
4/codes/mult32_1.v(81)
```

Schematic:




Synthesis:



Utilization:

Reports Design Runs Utilization x Debug					
Hierarchy					
Name	1	Slice LUTs (64000)	Slice Registers (128000)	Bonded IOB (338)	BUFGCTRL (32)
N mult32_1		298	232	131	1

Implementation:



Q2

RTL:

M: > STmicroelectronics training > session 4 > codes > booth_recoding.v

```
1  module booth_recoding (in_1,in_2,out);
2      parameter N=32;
3      input [3:0] in_1;
4      input signed [N-1:0] in_2;
5      output reg signed [N+1:0] out;
6      always @(*) begin
7          case (in_1)
8              4'd0 :out=0 ;
9              4'd1 :out= in_2 ;
10             4'd2 :out= in_2 ;
11             4'd3 :out= in_2*2 ;
12             4'd4 :out= in_2*2 ;
13             4'd5 :out= in_2*3 ;
14             4'd6 :out= in_2*3 ;
15             4'd7 :out= in_2*4 ;
16             4'd8 :out= in_2*-4 ;
17             4'd9 :out= in_2*-3 ;
18             4'd10 :out= in_2*-3 ;
19             4'd11 :out= in_2*-2 ;
20             4'd12 :out= in_2*-2 ;
21             4'd13 :out= in_2*-1 ;
22             4'd14 :out= in_2*-1 ;
23             default: out= 0;
24         endcase
25     end
26 endmodule
```

```
1  module CSA (A,B,C,S,carry);
2      parameter N=32;
3      input [N-1:0] A,B,C;
4      output [N-1:0] S;
5      output [N-1:0] carry;
6      assign S=A^B^C; //sum generate
7      genvar i;
8      generate
9          for (i =0 ;i<N ;i=i+1 ) begin //carry generate
10             assign carry[i] = (A[i] & B[i]) | (A[i] & C[i]) | (B[i] & C[i]);
11         end
12     endgenerate
13 endmodule
```

```


1  module radix_8_booth_mult32 (clk,rstn,a,x,product);
2      input clk, rstn;
3      input signed [31:0] a,x;
4      output reg signed [63:0] product;
5      wire [33:0]booth_out,CSA_Sout,CSA_Cout;
6      reg [33:0]multiplier,sum,carry;
7      reg [31:0]multiplicand;
8      reg d_ff_Q;
9      wire [3:0]add;
10     wire [32:0] d_ff_sum;
11     booth_recoding B1(.in_1(multiplier[3:0]),.in_2(multiplicand),.out(booth_out));
12
13     CSA #(34) C1 (.A(booth_out),.B({3{sum[33]}}, sum[33:3] },.C({ 2{carry[33]}}, carry[33:2]}),.S(CSA_Sout),.carry(CSA_Cout));
14
15     assign d_ff_sum={3{sum[33]},sum[33:3]}+{2{carry[33]},carry[33:2]}+d_ff_Q;
16
17     assign add=sum[2:0]+(carry[1:0],d_ff_Q);
18     always @(posedge clk,negedge rstn) begin
19         if (!rstn) begin
20             multiplier <= {x[31],x,1'b0};
21             multiplicand <= a;
22             sum <= 34'b0;
23             carry <= 34'b0;
24             d_ff_Q <= 1'b0;
25             product<=64'b0;
26         end
27         else begin
28             multiplier<=multiplier >>3;
29             sum <= CSA_Sout;
30             carry <= CSA_Cout;
31             d_ff_Q <=add[3];
32             product <={d_ff_sum,add[2:0],product[32:3]};
33         end
34     end
35 endmodule

```

Testbench:

```
1  module radix_8_booth_mult32_tb ();
2      reg clk,rstn;
3      reg signed [31:0]a,x;
4      wire signed [63:0]product;
5
6      radix_8_booth_mult32 R1 (.*);
7      initial begin
8          clk=0;
9          #10;
10         forever #5 clk=~clk;
11     end
12
13     initial begin
14         a=100;x=100;rstn=0;
15         #10 rstn=1;
16         #120
17         $display("a=%d x=%d result=%d",a,x,product);
18         a=-9;x=8;rstn=0;
19         #10 rstn=1;
20         #120
21         $display("a=%d x=%d result=%d",a,x,product);
22         a=-976;x=-654;rstn=0;
23         #10 rstn=1;
24         #120
25         $display("a=%d x=%d result=%d",a,x,product);
26         a=698;x=0;rstn=0;
27         #10 rstn=1;
28         #120
29         $display("a=%d x=%d result=%d",a,x,product);
30         a=0;x=678;rstn=0;
31         #10 rstn=1;
32         #120
33         $display("a=%d x=%d result=%d",a,x,product);
34         a=5;x=-5;rstn=0;
35         #10 rstn=1;
36         #120
37         $display("a=%d x=%d result=%d",a,x,product);
38         #5;
39         $stop;
40     end
endmodule
```

Wave & transcript:




```


/SIM 3> run -all
# a=      100 x=      100 result=      10000
# a=      -9 x=       8 result=      -72
# a=     -976 x=    -654 result=    638304
# a=     698 x=       0 result=       0
# a=       0 x=     678 result=       0
# a=       5 x=      -5 result=     -25
# ** Note: $stop      : M:/STmicroelectronics training/session 4/codes/radi
3_booth_mult32_tb.v(49)

```

Schematic:




Synthesis:



Utilization:

hierarchy					
Name	1	Slice LUTs (64000)	Slice Registers (128000)	Bonded IOB (338)	BUFGCTRL (32)
N radix_8_booth_mult32		495	324	130	1

Implementation:



Q3:

RTL:

```
1: / Simmicroelectronics training / session 4 / codes / = full_adder.v
1  module full_adder (a,b,cin,sum,cout);
2      input a,b,cin;
3      output sum,cout;
4
5      assign sum = a ^ b ^ cin;
6      assign cout = (a & b) | (b & cin) | (a & cin);
7
8  endmodule
```

```
1  module Array_Multiplier (a, x, Result);
2      parameter n = 5;
3      input signed [n-1:0] a, x;
4      output reg signed[2*n:0] Result;
5
6      wire [n-1:0] multiplier, multiplicand;
7      wire [n-2:0] c [0:n-2];
8      wire [n-2:0] s [0:n-2];
9      wire sign;
10     wire [2*n-1:0] p;
11     wire [n-2:0] carry;
12
13     assign multiplier = x[n-1] ? -x : x;
14     assign multiplicand = a[n-1] ? -a : a;
15     assign p[0] = multiplicand[0] & multiplier[0];
16     assign p[2*n-1] = carry[n-2];
17     assign sign = x[n-1] ^ a[n-1];
18
19     genvar i,j;
20     generate
21     for (i = 0; i < n-1; i = i + 1) begin : stage1
22         full_adder I0 (
23             .a(multiplicand[i+1] & multiplier[0]),
24             .b(multiplicand[i] & multiplier[1]),
25             .cin(1'b0),
26             .sum(s[0][i]),
27             .cout(c[0][i])
28         );
29     end
30     endgenerate
31
```

```

generate
for (i = 0; i < n-2; i = i + 1) begin : stage2
    for (j = 0; j < n-2; j = j + 1) begin : stage2_inner
        full_adder I1 (
            .a(c[i][j]),
            .b(s[i][j+1]),
            .cin(multiplicand[j] & multiplier[i+2]),
            .sum(s[i+1][j]),
            .cout(c[i+1][j])
        );
    end
end
endgenerate

```

```

generate
for (i = 0; i < n-2; i = i + 1) begin : stage3
    full_adder I2 (
        .a(c[i][n-2]),
        .b(multiplicand[n-1] & multiplier[i+1]),
        .cin(multiplicand[n-2] & multiplier[i+2]),
        .sum(s[i+1][n-2]),
        .cout(c[i+1][n-2])
    );
end
endgenerate

```

```

generate
for (i = 0; i < n-1; i = i + 1) begin : stage4
    if (i == 0) begin
        full_adder I3 (
            .a(1'b0),
            .b(c[n-2][0]),
            .cin(s[n-2][1]),
            .sum(p[n]),
            .cout(carry[i])
        );
    end else if (i < n-2) begin
        full_adder I4 (
            .a(carry[i-1]),
            .b(c[n-2][i]),
            .cin(s[n-2][i+1]),
            .sum(p[n+i]),
            .cout(carry[i])
        );
    end else begin
        full_adder I5 (
            .a(carry[i-1]),
            .b(c[n-2][i]),
            .cin(multiplicand[n-1] & multiplier[n-1]),
            .sum(p[n+i]),
            .cout(carry[i])
        );
    end
end
end
endgenerate

```

```

generate
for (i = 0; i <= n-2; i = i + 1) begin : assign_p
    assign p[i+1] = s[i][0];
end
endgenerate

always @(*) begin
    if (sign)
        Result = {sign, -p};
    else
        Result = {sign, p};
    end
endmodule

```

Testbench:

```
module Array_Multiplier_tb;
    parameter n = 5;
    reg signed [n-1:0] a, x;
    wire signed [2*n:0] Result;

    Array_Multiplier #(n) A1 (.*)


    initial begin
        a = 5; x = 5;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);

        a = -5; x = 3;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);

        a = 0; x = 3;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);

        a = 0; x = 0;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);
        a = 9; x = 0;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);
        a = -4 ; x = -4;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);
        a = 4; x = -6 ;
        #10;
        $display("a = %d, x = %d, Result = %d", a, x, Result);
        #10;
        $stop;
    end
endmodule
```


Wave:




Transcript:

```
VSIM 16> run -all
# a = 5, x = 3, Result = 15
# a = -5, x = 3, Result = -15
# a = 0, x = 3, Result = 0
# a = 0, x = 0, Result = 0
# a = 9, x = 0, Result = 0
# a = -4, x = -4, Result = 16
# a = 4, x = -6, Result = -24
# ** Note: $stop : M:/STmicroelect
```

Schematic:



Synthesis:



Utilization:

Hierarchy					
Name	1	Slice LUTs (64000)	F7 Muxes (32000)	F8 Muxes (16000)	Bonded IOB (338)
Array_Multiplier		73	16	8	21

Implementation:

