

SHOVAN SHAKYA

✉ shoban.shakya@gmail.com

in [linkedin.com/in/shovan-shakya-45526317b](https://www.linkedin.com/in/shovan-shakya-45526317b)

🐙 [momoisgoodforhealth.github.io/](https://github.com/momoisgoodforhealth)

Education

University of South Florida

Bachelors of Science in Electrical Engineering, 3.5 GPA

Tampa, Florida

May 2025

Skills

Languages: C, C++, Python, Verilog

Software Development Tools: Zephyr RTOS, OpenCV, Vivado, ROS2, CMake, Git

CAD Tools: Altium, KiCAD, LTSpice, Keysight ADS

Hardware: Oscilloscope, VNA/VSA, Spectrum Analyzer, Logic Analyzer

Certificates: Keysight Technologies RF and Microwave Level 1

Experience

REEKON Tools

Boston, Massachusetts

Embedded Software Engineer

June 2025 - Current

- Integrated LDM distance and IMU leveling features into existing Zephyr RTOS based system.
- Developed UART driver via bitbanging for Bosch LDM.
- Developed I2C driver for GPIO Expander.
- Utilized semaphores to execute tear free LCD update from interrupt.

Jaycon Systems

Palm Bay, Florida

Firmware Engineering Intern

September 2024 - May 2025

- Enhanced STM32 firmware in C by reducing SPI EMI for FCC compliance, adding ADC based temperature logging at 2 Hz, and integrating SPI double buffering to prevent DMA buffer overwrites.
- Exposed ADC (thermistor, VIN) and GPIO data to desktop app via C++ and SWIG-generated C# bindings.
- Optimized scheduler parameters to increase RFID read rates (10 Hz, prev 2 Hz) while preserving high performance LED control (45 Hz) and (1 Hz) system notifications.
- Architected a Zynq SoC image processing state estimation solution for a NASA SBIR application.
- Developed and tested a connected component labeling (CCL) algorithm in C for ARM Cortex-A9 processor to extract target blob coordinates at a 15 Hz update rate from 720p camera.
- Using High Level Synthesis (C++) to implement FPGA accelerated realtime image processing on Zynq 7000 SoC.
- Developing a CCL algorithm in SystemVerilog and integrated dual-port BRAM to transfer pixel coordinate data from custom IP to the Zynq processor in C++.

Universal Creative

Orlando, Florida

Sensor Fusion Intern

May 2024 - August 2024

- Developed STM32 firmware in C for IMU interfacing over I2C, communicating with other STM32 modules via CANBUS, and transfer IMU data to a computer using UDP via Ethernet SPI.
- Designed a 4-layer STM32-based PCB (2cm x 2cm) with BNO088 IMU, Ethernet SPI module and TJA1051 CAN IC, supporting up to 30V input voltage.
- Developed a Python tool for synchronized pose and camera data capture on a NVIDIA Jetson based ROS2 platform.
- Created and tested a 1D Bidirectional CNN model for hand gesture recognition using pose data.
- Applied image processing techniques to detect cutouts on display screens to detect bugs and verify manufacture quality.

Monterey Bay Aquarium Research Institute

Moss Landing, California

Computer Vision Intern

June 2023 - August 2023

- Developed OpenCV based realtime disparity and distance estimation tool for fisheye stereo cameras with accuracy range of 5 meters (+- 300 mm) for desktop and VR.
- Used multiprocessing to perform disparity and tracking in parallel.
- Integrated FathomNet YOLOv5 deep sea organism tracking model with distance estimation.
- Used Sockets to send realtime frames, and distance information between Python OpenCV application and Unity VR.

Projects

Dynamic Bandpass Filter for Voice Modulation using NRF52

2025

- Implemented DPPI/Timer-triggered ADC sampling for mic, reducing CPU involvement.
- Utilized Arm CMSIS DSP library for FFT calculation of ADC data.
- Designing LVGL based TFT screen visulizer for frequency spectrum.
- Using Zephyr RTOS's scheduling to coordinate gesture recognition, audio processing, and Bluetooth streaming.
- Integrating Bluetooth Low Energy for streaming audio data.