

## 2022 Digital IC Design

### Homework 4: Edge-Based Line Average interpolation

NAME	劉品宏																																								
Student ID	P76101699																																								
<b>Simulation Result</b>																																									
Functional simulation	Pass	Gate-level simulation	Pass	Clock width	20(ns) )	Gate-level simulation time	84168(ns)																																		
<p>your pre-sim result of test patterns</p> <pre># # -----S U M M A R Y----- # # Congratulations! # # Result image data are generated successfully! # # The result is PASS!!! # # -----S U M M A R Y----- # # ** Note: \$finish      : C:/Users/P7610/Downloads/newHW4/file/testfi # Time: 84160 ns  Iteration: 0  Instance: /TB_ELA</pre>				<p>your post-sim result of test patterns</p> <pre># # -----S U M M A R Y----- # # Congratulations! # # Result image data are generated successfully! # # The result is PASS!!! # # -----S U M M A R Y----- # # ** Note: \$finish      : C:/altera/13.0spl/modelsim_ase/win32aloem/net # Time: 84168575 ps  Iteration: 0  Instance: /TB_ELA</pre>																																					
<b>Synthesis Result</b>																																									
Total logic elements				158																																					
Total memory bit				0																																					
Embedded multiplier 9-bit element				0																																					
your flow summary																																									
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #0070C0; color: white;"> <th colspan="2">Flow Summary</th> </tr> </thead> <tbody> <tr><td>Flow Status</td><td>Successful - Thu May 05 14:25:03 2022</td></tr> <tr><td>Quartus II 64-Bit Version</td><td>13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition</td></tr> <tr><td>Revision Name</td><td>ELA</td></tr> <tr><td>Top-level Entity Name</td><td>ELA</td></tr> <tr><td>Family</td><td>Cyclone II</td></tr> <tr><td>Device</td><td>EP2C70F896C8</td></tr> <tr><td>Timing Models</td><td>Final</td></tr> <tr><td>Total logic elements</td><td>158 / 68,416 ( &lt; 1 % )</td></tr> <tr><td>    Total combinational functions</td><td>158 / 68,416 ( &lt; 1 % )</td></tr> <tr><td>    Dedicated logic registers</td><td>71 / 68,416 ( &lt; 1 % )</td></tr> <tr><td>Total registers</td><td>71</td></tr> <tr><td>Total pins</td><td>39 / 622 ( 6 % )</td></tr> <tr><td>Total virtual pins</td><td>0</td></tr> <tr><td>Total memory bits</td><td>0 / 1,152,000 ( 0 % )</td></tr> <tr><td>Embedded Multiplier 9-bit elements</td><td>0 / 300 ( 0 % )</td></tr> <tr><td>Total PLLs</td><td>0 / 4 ( 0 % )</td></tr> </tbody> </table>								Flow Summary		Flow Status	Successful - Thu May 05 14:25:03 2022	Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition	Revision Name	ELA	Top-level Entity Name	ELA	Family	Cyclone II	Device	EP2C70F896C8	Timing Models	Final	Total logic elements	158 / 68,416 ( < 1 % )	Total combinational functions	158 / 68,416 ( < 1 % )	Dedicated logic registers	71 / 68,416 ( < 1 % )	Total registers	71	Total pins	39 / 622 ( 6 % )	Total virtual pins	0	Total memory bits	0 / 1,152,000 ( 0 % )	Embedded Multiplier 9-bit elements	0 / 300 ( 0 % )	Total PLLs	0 / 4 ( 0 % )
Flow Summary																																									
Flow Status	Successful - Thu May 05 14:25:03 2022																																								
Quartus II 64-Bit Version	13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition																																								
Revision Name	ELA																																								
Top-level Entity Name	ELA																																								
Family	Cyclone II																																								
Device	EP2C70F896C8																																								
Timing Models	Final																																								
Total logic elements	158 / 68,416 ( < 1 % )																																								
Total combinational functions	158 / 68,416 ( < 1 % )																																								
Dedicated logic registers	71 / 68,416 ( < 1 % )																																								
Total registers	71																																								
Total pins	39 / 622 ( 6 % )																																								
Total virtual pins	0																																								
Total memory bits	0 / 1,152,000 ( 0 % )																																								
Embedded Multiplier 9-bit elements	0 / 300 ( 0 % )																																								
Total PLLs	0 / 4 ( 0 % )																																								
<b>Description of your design</b>																																									
<p>我的設計流程是分 3 個部分，首先先把奇數列的資料搬過去，完成第一部分，再來是偶數列的最左與最右的元數，之後才是偶數列中間的元數，我的設計流程大致是這樣完成的。</p>																																									

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (longest gate-level simulation time in ns)