## 2022 Digital IC Design

Homework 4: Edge-Based Line Average interpolation

NAME		劉品宏						
Student II	)	P76101699						
Simulation Result								
Functional	Pass		Gate-level	_	Clock	20(ns	Gate-level	84168(ns)
simulation			simulation	Pass	width	)	simulation time	
your pre-sim result of test patterns  Congratulations! Result image data are generated successfully! The result is PASS!!!  Note: \$finish : C:/Users/P7610/Downloads/newHW4/file/testfix Time: 84160 ns Iteration: 0 Instance: /TB_ELA					your post-sim result of test patterns    Congratulations!     Result image data are generated successfully!     The result is PASS!!!     ** Note: \$finish : C:/altera/13.0spl/modelsim_ase/win32aloem/net     Time: 84168575 ps   Iteration: 0   Instance: /TB_ELA			
Synthesis Result								
Total logic elements					158			
Total memory bit					0			
Embedded multiplier 9-bit element					0			
Quartus II 64-Bit Version         13.0.           Revision Name         ELA           Top-level Entity Name         ELA           Family         Cyclo           Device         EP2C           Timing Models         Final           Total logic elements         158 /           Total combinational functions         158 /           Dedicated logic registers         71 /           Total registers         71           Total pins         39 /           Total virtual pins         0           Total memory bits         0 / 1,           Embedded Multiplier 9-bit elements         0 / 3           Total PLLs         0 / 4					cessful - Thu N 0.1 Build 232 0 lone II C70F896C8 ol / 68,416 ( < 1 / 68,416 ( < 1 / 622 ( 6 % ) 1,152,000 ( 0 300 ( 0 % ) 4 ( 0 % )	1%) 1%) %)	:03 2022 P 1 S3 Web Edition	
Description of your design								

我的設計流程是分3個部分,首先先把奇數列的資料搬過去,完成第一部分,再來是偶數列的最左與最右的元數,之後才是偶數列中間的元數,我的設計流程大致是這樣完成的。

Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) × (longest gate-level simulation time in  $\underline{ns}$ )