
BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI K. K. BIRLA Goa Campus

First Semester 2015-2016

CS F342 Computer Architecture

Lab – 3, 8th **September 2015**

Implement the following using verilog HDL in ${\color{red}{\bf Modelsim}}$ software with the following specifications. ${\color{red}{\bf Download}}$ and ${\color{red}{\bf modify}}$ the singleCycle.v file .



Instruction Format

Instruction	Instruction Format															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add	0	0	0	Rs			Rt				Χ	Rd				
or	0	0	1	Rs				Rt				Х	Rd			
mul	0	1	0	Rs				Rt				Χ	Rd			
div	0	1	1	Rs			Rt				Х	Rd				
mfhi	1	0	0	Х	Х	Х	Х	Х	Χ	Χ	Х	Х		R	d	
mflo	1	0	1	Х	Х	Х	Х	Х	Χ	Χ	Х	Х	Rd			
ori	1	1	0	Rs				Rt				Imm(5bits)				
addi	1	1	1	Rs				Rt			Imm(5bits)					

Control circuit

Instruction		Opcode		Control Circuit								
				regWrite	regDst	aluSrc	aluOp	hiWrite	loWrite	toReg		
add	0	0	0	1	1	0	0	0	0	2		
or	0	0	1	1	1	0	1	0	0	2		
mul	0	1	0	0	Х	0	2	1	1	Х		
div	0	1	1	0	Х	0	3	1	1	Х		
mfhi	1	0	0	1	1	Х	Х	0	0	0		
mflo	1	0	1	1	1	Х	Х	0	0	1		
ori	1	1	0	1	0	2	1	0	0	2		
addi	1	1	1	1	0	1	0	0	0	2		

WaveForm:

