


Implement the following using verilog HDL in **Modelsim software** with the following specifications.

Download and modify the singleCycle.v file .



Instruction Format

Instruction	Instruction Format															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add	0	0	0	Rs				Rt				X	Rd			
or	0	0	1	Rs				Rt				X	Rd			
mul	0	1	0	Rs				Rt				X	Rd			
div	0	1	1	Rs				Rt				X	Rd			
mfhi	1	0	0	X	X	X	X	X	X	X	X	X	Rd			
mflo	1	0	1	X	X	X	X	X	X	X	X	X	Rd			
ori	1	1	0	Rs				Rt				Imm(5bits)				
addi	1	1	1	Rs				Rt				Imm(5bits)				

Control circuit

Instruction	Opcode			Control Circuit						
				regWrite	regDst	aluSrc	aluOp	hiWrite	loWrite	toReg
add	0	0	0	1	1	0	0	0	0	2
or	0	0	1	1	1	0	1	0	0	2
mul	0	1	0	0	X	0	2	1	1	X
div	0	1	1	0	X	0	3	1	1	X
mfhi	1	0	0	1	1	X	X	0	0	0
mflo	1	0	1	1	1	X	X	0	0	1
ori	1	1	0	1	0	2	1	0	0	2
addi	1	1	1	1	0	1	0	0	0	2

WaveForm:

