

SPECIFICATIONS FOR
LIQUID CRYSTAL DISPLAY MODULE

MODEL NO SD1602GULB-SO-GB-R

CUSTOMER : ALTRONIC DISTRIBUTOR PTY LTD.

APPROVED SIGNATURE

DSGD

CHKD : Sam Lin

APPD : John Huang

DATE : May.05.2004

S1563

SUNLIKE DISPLAY TECHNOLOGY CO .

11-2 , Chien-kuo Rd . , T . E . P . Z . Taiwan , R . O . C .

TEL : 886 - 4 - 25342378

FAX : 886 - 4 - 25327034

[illegible]

■ ITEM NUMBER CLASSIFICATION

3.LCD Type :

M	TN/NEGATIVE
N	TN/POSITIVE
S	STN/GRAY
U	STN/YELLOW
B	STN/BLUE/TRANSMISSIVE/NEG
Z	STN/GRAY/TRANSMISSIVE
T	STN/YELLOW/TRANSMISSIVE
F	FSTN/BLACK & WHITE
W	FSTN/BLACK & WHITE/NEG
K	FSTN/B&W/POS/TRANSMISSIVE

1.Module Types :

SC	CHARACTER
SD	CUSTOM/DESIGN

4.Backlight Mode :

L	LED/YELLOW-GREEN
M	LED/AMBER
N	LED/RED
O	LED/ORANGE
R	LED/GREEN
E	EL/WHITE
B	EL/BLUE-GREEN
P	EL/GREEN
G	LED/GREEN/GUIDE
W	LED/WHITE/GUIDE
F	LED/BLUE/GUIDE
*	NO BACKLIGHT

2.Model No.

S C 1602A N L B SA G B XXX

5.View Angle :

B	BOTTOM VIEW
T	TOP VIEW

6.LCD Controller

SO	ENGLISH / JAPAN
SA	ENGLISH / JAPAN
SB	ENGLISH / EUROPEAN
SH	ENGLISH / RUSSIAN
XA	ENGLISH / JAPAN
XB	ENGLISH / EUROPEAN
XH	ENGLISH / RUSSIAN

9.Series number

7.Temp. Range :

G	GENERAL TEMP
H	WIDE TEMP



8.Frame Material & Color :

B	BLACK
S	SILVER
*	NO FRAME

TIEM	DESCRIPTION				
Product No	SD1602GULB-SO-GB-R				
LCD Type	<input type="checkbox"/> STN Gray Positive	<input checked="" type="checkbox"/> STN Yellow Green Positive		<input type="checkbox"/> STN Blue Negative	
	<input type="checkbox"/> TN Negative		<input type="checkbox"/> TN Positive		
Rear Polarizer	<input type="checkbox"/> Reflective		<input checked="" type="checkbox"/> Transflective	<input type="checkbox"/> Transmissive	
Backlight Type	<input checked="" type="checkbox"/> LED	<input type="checkbox"/> NO B/L		<input type="checkbox"/> EL	<input type="checkbox"/> CCFL
Backlight Color	<input type="checkbox"/> White	<input type="checkbox"/> Amber	<input type="checkbox"/> Blue Green	<input checked="" type="checkbox"/> Yellow Green	<input type="checkbox"/> Other
View Direction	<input checked="" type="checkbox"/> 6 O'clock			<input type="checkbox"/> 12 O'clock	
Temperature Range	<input checked="" type="checkbox"/> Normal			<input type="checkbox"/> Wide	
Frame	<input checked="" type="checkbox"/> Black			<input type="checkbox"/> Silver	

TO BE VERY CAREFUL !

The LCD driver ICs are made by CMOS process, which are very easy to be damaged by static charge, make sure the user is grounded when handling the LCM.



Pin No	Signal
1	VSS
2	VDD
3	V0
4	KS
5	E/W
6	E
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	A
16	K

[illegible]

SCALE 3/1

ABSOLUTE MAXIMUM RATING**(1) Electrical Absolute Ratings**

Item	Symbol	Min.	Max.	Unit	Note
Power Supply for Logic	$V_{DD}-V_{SS}$	-0.3	7.0	Volt	
Power Supply for LCD	$V_{DD}-V_O$	-0.3	12.0	Volt	
Input Voltage	V_I	-0.3	V_{DD}	Volt	
LED Power Dissipation	P_{AD}	-	621	mW	
LED Forward current	I_{AF}	-	135	mA	
LED Reverse Voltage	V_R	-	8	V	

(2) Environmental Absolute Maximum Ratings

Item	Normal Temperature				Wide Temperature			
	Operating		Storage		Operating		Storage	
	Min,	Max.	Min,	Max.	Min,	Max.	Min,	Max.
Ambient Temperature	0°C	+50°C	-20°C	+70°C	-20°C	+70°C	-30°C	+80°C
Humidity(without condensation)	Note 2,4		Note 3,5		Note 4,5		Note 4,6	

Note 2 $T_a \leq 50^\circ\text{C}$: 80% RH max

$T_a > 50^\circ\text{C}$: Absolute humidity must be lower than the humidity of 85%RH at 50°C

Note 3 T_a at -20°C will be <48hrs at 70°C will be <120hrs when humidity is higher than 70%.

Note 4 Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 5 $T_a \leq 70^\circ\text{C}$: 75RH max

$T_a > 70^\circ\text{C}$: absolute humidity must be lower than the humidity of 75%RH at 70°C

Note 6 T_a at -30°C will be <48hrs, at 80°C will be <120hrs when humidity is higher than 70%.

ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Typ	Max.	Unit	note
Power Supply for Logic	$V_{DD}-V_{SS}$	-	4.5	5.0	5.5	Volt	
Input Voltage	V_{IL}	L level	0	-	0.6	Volt	
	V_{IH}	H level	2.2	-	V_{DD}	Volt	
LCM Recommend LCD Module Driving Voltage	$V_{DD}-V_O$	$T_a=0^{\circ}\text{C}$	-	-	-	Volt	
		$T_a=25^{\circ}\text{C}$	4.2	4.5	4.8		
		$T_a=50^{\circ}\text{C}$	-	-	-		
Power Supply Current for LCM	I_{DD}	$V_{DD}=5.0\text{V}$ $V_{DD}-V_O=4.5\text{V}$	-	2.0	3.0	mA	
LED Forward Voltage	V_F	$I_f=90\text{ mA}$	-	4.1	4.6	Volt	
LED Forward Current	I_F	-	-	90	-	mA	
LED Reverse Current	I_R	$V_R=8\text{V}$	-	-	0.2	mA	

OPTICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Typ	Max.	Unit	note
Viewing angle range	$\Phi f(12\text{ o'clock})$	$\text{When } Cr \geq 1.4$	-	10	-	Degree	9,10
	$\Phi b(6\text{ o'clock})$		-	30	-		
	$\Phi l(9\text{ o'clock})$		-	30	-		
	$\Phi r(3\text{ o'clock})$		-	30	-		
Rise Time	T_r	$V_{DD}-V_O=4.5\text{V}$ $T_a=25^{\circ}\text{C}$	-	200		mS	
Fall Time	T_f		-	250			
Frame frequency	F_{rm}		-	64	-	Hz	8,10
Contrast	Cr		-	3.0	-		7
The Brightness Of Backlight	L	$I_F=90\text{ mA}$	120	180	-	cd/m^2	
Peak Emission Wavelength	λP		567	570	577	nm	



MECHANICAL SPECIFICATION

ITEM	DESCRIPTION
P roduct No.	SD1602G
M odule Size	66.0(W)×26.0(H)×8.5 max(D)
V iewing Area	51.0(W)mm×14.8(H)mm
D ot Size	0.46(W)mm×0.66(H)mm
D ot Pitch	0.50(W)mm×0.70(H)mm
D isplay Format	16 characters (W)×2 lines (H)
D uty Ratio	1/16 Duty
C ontroller	KS0066 or Equivalent



INTERFACE PIN ASSIGNMENT

Pin No.	Pin Out	Level	Description
1	VSS	0V	Power Supply Ground
2	VDD	5V	Power Supply Voltage
3	Vo	---	Contrast Adj
4	RS	H/L	Register Select
5	R/W	H/L	Read / Write
6	E	H,H→L	Enable Signal
7	DB0	H/L	Data Bit 0
8	DB1	H/L	Data Bit 1
9	DB2	H/L	Data Bit 2
10	DB3	H/L	Data Bit 3
11	DB4	H/L	Data Bit 4
12	DB5	H/L	Data Bit 5
13	DB6	H/L	Data Bit 6
14	DB7	H/L	Data Bit 7

[Note 7] Definition of Operation Voltage (Vop)



[Note 8] Definition of Response Time (Tr, Tf)



Conditions:


Operating Voltage : Vop

Frame Frequency : 64 Hz



Viewing Angle(θ , φ): 0° , 0°

Driving Wave form : 1/N duty, 1/a bias


[Note 9] Definition of Viewing Direction




[Note 10] Definition of viewing angle



[Note 11] Description of Measuring Equipment




Reflective type




Transflective type

BLOCK DIAGRAM



POWER SUPPLY





TIMING CHARACTERISTICS

AC Characteristics (VSS=0V , VDD=4.5V to 5.0V , Ta=0 to 50°C)

Mode	Characteristics	Symbol	Min.	Typ.	Max.	Unit
Write Mode	E Cycle Time	t _c	500	-	-	ns
	E Rise/Fall Time	t _R ,t _F	-	-	20	ns
	E Pulse Width (High,Low)	t _w	230	-	-	ns
	R/W And RS Setup Time	t _{SU1}	40	-	-	ns
	R/W And RS Hold Time	t _{H1}	10	-	-	ns
	Data Setup Time	t _{SU2}	80	-	-	ns
	Data Hold Time	t _{H2}	10	-	-	ns
Read Mode	E Cycle Time	t _c	500	-	-	ns
	E Rise /Fall Time	t _R ,t _F	-	-	20	ns
	E Pulse Width(High , Low)	t _w	230	-	-	ns
	R/W And RS Setup Time	t _{SU}	40	-	-	ns
	R/W And RS Hold Time	t _H	10	-	-	ns
	Data Setup Time	t _D	-	-	120	ns
	Data Hold Time	t _{DH}	10	-	-	ns

Read/Write Timing Chart



Commands

Instruction	Instruction code										Description	Execution Time(f_{osc} is 270 kHz)
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC	1.53mS
Return Home	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53mS
Entry Mode	0	0	0	0	0	0	0	1	I/D	S	Assign cursor moving direction and make shift of entire display enable.	39 μ S
Display ON/OFF	0	0	0	0	0	0	1	D	C	B	Set display(D), cursor(C), and blinking of cursor(B) on/off Control bit.	39 μ S
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display Shift control bit, and the Direction, without changing DDRAM data.	39 μ S
Function Set	0	0	0	0	1	DL	N	F	*	*	Set interface data length (DL:4-bit/8-bit), numbers of line(N:1-line/2-line), display type(F:5*8 dots/5*11 dots) font	39 μ S
Set CG RAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39 μ S
Set DD RAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address Counter.	39 μ S
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal Operation or not can be known By reading BF. The contents of Address counter can also be read.	0 μ S
Write Data to ram	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43 μ S
Read Data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43 μ S
Code										Description		Executed Time (max)
I/D=1 : Increment I/D=0 : Decrement S=1 : With display shift S/C=1 : Display shift S/C=0 : Cursor movement R/L=1 : Shift to the right R/L=0 : Shift to the left DL=1 : 8-bit										DL=0:4-bit N=1 : 2 lines N=0 : 1 lines F=1 : 5 x 11 dots F=0 : 5 x 8 dots BF=1:Internal operation is being performed BF=0 : Instruction acceptable		DDRAM: Display Data RAM CGRAM: Character Generator RAM ACG:CGRAM Address ADD:DDRAM Address Corresponds to cursor address. AC: Address Counter, used for both DDRAM and CGRAM *: Invalid.
												f_{cp} or $f_{osc}=250kHz$ However, when Frequency changes, execution time also changes EX if f_{cp} or f_{osc} is 270kHz $40\mu s \times 250/270=37\mu s$

COMMANDS DESCRIPTION**Clear Display**

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address , and set DDRAM Address to "00H" into AC (address counter) .Return cursor to the original status .namely , bring the Cursor to the left edge on first line of the display . Make entry mode increment (I/D="1") .

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	*

Return Home is cursor return home instruction . Set DDRAM address to "00H" into the address Counter . Return cursor to its original site and return display to its original status, if shifted . Content of DDRAM is not changed .

Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display .

I/D : Increment/ decrement of DDRAM address (cursor or blink)

When I/D= "High" , cursor/blink moves to right and DDRAM address is increased by 1 .

When I/D= "Low" , cursor/blink moves to left and DDRAM address is increased by 1 .

*CGRAM operates the same as DDRAM , when read from or write to CGRAM .

S : Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low" , shift of entire display is not performed . If S = "High" and DDRAM write operation , shift of entire display is performed according to I/D value (I/D ="1" , shift left , I/D = "0" : shift right) .

Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	C	B

Control display/cursor/blink ON/OFF 1 bit register .

D : Display ON/OFF control bit

When D = "High" , entire display is turned on .

When D = "Low" , display is turned off , but Display data is remained in DDRAM .

C : Cursor ON/OFF control bit

When C ="High" , cursor is turned on .

When C = "Low" , cursor is disappeared in current display , but I/D register remains its data .

B : Cursor Blink ON/OFF control bit

When B = "High" , cursor blink is on , that performs alternate between all the high data and

When B = "Low" , blink is off .

Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	*	*

Without writing or reading of display data , shift right /left cursor position or display .

This instruction is used to correct or search display data . (Refer to Table 4)

During 2-line mode display , cursor moves to the 2nd line after 40th digit of 1st line .

Note that display shift is performed simultaneously in all the line .

When displayed data is shifted repeatedly , each line shifted individually .

When display shift is performed , the contents of address counter are not changed .

S/C	R/L	Operation
0	0	Shift cursor to the left , AC is decreased by 1 .
0	1	Shift cursor to the right , AC is decreased by 1 .
1	0	Shift all of the display to the left , cursor moves
1	1	Shift all of the display to the right , cursor moves

Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	DL	N	F	*	*

DL : Interface data length control bit

When DL = "High" , it means 8-bit bus mode with MPU .

When DL = "Low" , it means 4-bit mode with MPU . So to speak , DL is a signal to select 8-bit Or 4-bit bus mode . When 4-bit bus mode , it needs to transfer 4-bit data by two times .

N : Display line number control bit

When N = "Low" , it means 1-line display mode .

When N = "High" , 2-line display mode is set .

F : Display font type control bit

When F ="Low" , it means 5*8 dots format display mode

When F ="High" , 5*11 dots format display mode .

Set CG RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC .

This instruction makes CGRAM data available from MPU .

Set DD RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC .

This instruction makes CGRAM data available from MPU .

Set DD RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC .

This instruction makes DDRAM data available from MPU .

When 1-line display mode (N=0) , DDRAM address is from "00H" to "4FH" .

In 2-line display mode (N = 1) , DDRAM address in the 1st line is from "00H" to "27H" , and DDRAM address in the 2nd line is from "40H" to "67H" .

Read Busy Flag and Address

RS	R/W	DB7	DB6	DB5	DB4	DB4	DB3	DB2	DB1
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not . If the resultant BF is High , It means the internal operation is in progress and you have to wait until BF to be Low , and then the Next instruction can be performed . In this instruction you can read also can read also the value of address counter .

Write Data RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM .

The selection of RAM form DDRAM , CGRAM , is set by the previous address set instruction : DDRAM address set , CGRAM address set . RAM set instruction can also determine the AC direction to RAM . After write operation , the address is automatically increased/decreased by 1 , according to the entry mode .

Read Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM .

The selection of RAM is set by the previous address set instruction . If address set instruction of RAM is not performed before this instruction , the data that read first is invalid , because the Direction of AC is not determined . If you read RAM data several times without RAM address set instruction before read operation , you can get correct RAM data from the second , but the first data would be incorrect , because there is no time margin to transfer RAM data .

In case of DDRAM read operation , cursor shift instruction plays the same role as DDRAM address Counter is automatically increased/decreased by 1 according to the entry mode .After CGRAM read Operation , display shift may not be executed correctly .

NOTE : In case of RAM write operation , after this AC is increased/decreased by 1 like read Operation . In this time , AC indicates the next address position , but you can read only the previous Data by read instruction .

DD RAM ADDRESSING

For 10*4 Display

	1	2	3	4	5	6	7	8	9	10
Character	00	01	02	03	04	05	06	07	08	09
DD RAM	40	41	42	43	44	45	46	47	48	49
Address	0A	0B	0C	0D	0E	0F	10	11	12	13
	5A	5B	5C	5D	5E	5F	50	51	52	53

For 16*1 Display

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Character	00	01	02	03	04	05	06	07	40	41	42	43	44	45	46	47
DD RAM																
Address																

For 16*2 or 8*2 Display

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Character	00	01	02	03	04	05	06	07	8	9	0A	0B	0C	0D	0E	0F
DD RAM																
Address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

For 16*4 Display

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Character	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
DD RAM	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
Address	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
	50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F

For 20*2 Display

	1	2	3	4	5	6	7	8	9	10	---	---	17	18	19	20
Character	00	01	02	03	04	05	06	07	08	09	---	---	10	11	12	13
DD RAM																
Address	40	41	42	43	44	45	46	47	48	49	---	---	50	51	52	53

SUNLIKE DISPLAY

Mode No: Controller-SO

For 20*4 Display

	1	2	3	4	5	6	7	8	9	10	---	---	17	18	19	20
Character	00	01	02	03	04	05	06	07	08	09	---	---	10	11	12	13
DD RAM	40	41	42	43	44	45	46	47	48	49	---	---	50	51	52	53
Address	14	15	16	17	18	19	1A	1B	1C	1D	---	---	24	25	26	27
	54	55	56	57	58	59	5A	5B	5C	5D	---	---	64	65	66	67

For 40*2 Display

	1	2	3	4	5	6	7	8	9	10	---	---	37	38	39	40
Character	00	01	02	03	04	05	06	07	08	09	---	---	24	25	26	27
DD RAM	40	41	42	43	44	45	46	47	48	49	---	---	64	65	66	67
Address																

For 40*4 Display

	E	1	2	3	4	5	6	7	8	9	10	---	---	37	38	39	40
Character	E1	00	01	02	03	04	05	06	07	08	09	---	---	24	25	26	27
DD RAM		40	41	42	43	44	45	46	47	48	49	---	---	64	65	66	67
Address	E2	00	01	02	03	04	05	06	07	08	09	---	---	24	25	26	27
		40	41	42	43	44	45	46	47	48	49	---	---	64	65	66	67

For 10*1 Display

Character	1	2	3	4	5	6	7	8	9	10
DD RAM	00	01	02	03	04	40	41	42	43	44
Address										

CG RAM MAPPING

Character Code (DD RAM data)	CG RAM Address	Character Patterns (CG RAM data)	
7 6 5 4 3 2 1 0 High Low	5 4 3 2 1 0 High Low	7 6 5 4 3 2 1 0 High Low	
0 0 0 0 * 0 0 0	0 0 0	<div> 0 1 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 1 1 0 1 0 1 0 0 1 1 0 0 0 0 0 0 0 0 </div>	←Character Pattern ←Cursor
0 0 0 0 * 0 0 1	0 0 1	<div> 1 1 1 1 1 1 0 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0 1 0 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1 0 0 0 0 0 </div>	←Character Pattern ←Cursor
⋮ ⋮ ⋮ ⋮ ⋮ ⋮ ⋮ ⋮	⋮ ⋮ ⋮ ⋮ ⋮ ⋮ ⋮ ⋮	⋮ ⋮ ⋮ ⋮ ⋮ ⋮ ⋮ ⋮	
0 0 0 0 * 1 1 1	1 1 1	<div> 1 1 1 1 1 1 0 0 0 1 1 1 1 0 1 1 0 0 0 1 1 0 1 1 1 1 0 0 0 1 1 0 0 0 1 1 1 1 1 1 0 0 0 0 0 </div>	←Character Pattern ←Cursor

CHARACTER FONT TABLE

		HIGHER 4-BIT (D4 TO D7) of Character Code (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
HIGHER 4-BIT (D0 TO D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	a	P	`	P				—	9	z	ap	
	1	CG RAM (2)		!	1	A	Q	a	q				+	7	+	z	q
	2	CG RAM (3)		"	2	B	R	b	r				+	7	+	z	p
	3	CG RAM (4)		#	3	C	S	c	s				+	7	+	z	c
	4	CG RAM (5)		\$	4	D	T	d	t				+	7	+	z	w
	5	CG RAM (6)		%	5	E	U	e	u				+	7	+	z	o
	6	CG RAM (7)		&	6	F	V	f	v				+	7	+	z	p
	7	CG RAM (8)		'	7	e	w	e	w				+	7	+	z	o
	8	CG RAM (1)		(8	O	X	x	X				+	7	+	z	x
	9	CG RAM (2))	9	I	V	i	v				+	7	+	z	y
	A	CG RAM (3)		*	A	J	Z	j	z				+	7	+	z	+
	B	CG RAM (4)		+	B	K	L	k	l				+	7	+	z	+
	C	CG RAM (5)		,	C	L	M	l	m				+	7	+	z	+
	D	CG RAM (6)		-	D	M	N	m	n				+	7	+	z	+
	E	CG RAM (7)		.	E	N	O	n	o				+	7	+	z	+
	F	CG RAM (8)		/	F	O	P	o	p				+	7	+	z	+