SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY MODULE MODEL NO SD1602GULB-SO-GB-R

CUSTOMER: ALTRONIC DISTRIBUTOR PTY LTD.

APPROVED SIGNATURE

DSGD

CHKD: Sam Lin

APPD: John Huang

DATE: May.05.2004

S1563

SUNLIKE DISPLAY TECHNOLOGY CO.


11-2, Chien-kuo Rd., T.E.P.Z. Taiwan, R.O.C.

TEL: 886 - 4 - 25342378

FAX: 886 - 4 - 25327034

No:	Date	Model No	Version	Remarks
1	May.05.2004	SD1602GULB-SO-GB-R	REV.0	NEW

■ ITEM NUMBER CLASSIFICATION




TIEM			DES	CF	RIPTIO	N		
Product No	SD1602GULF	3-SO-(GB-R			<		
LCD Type	☐ STN Gray Positive		STN Y Posit		low Gre	☐ STN Blue Negative		
	☐ TN Negative	☐ TN Positive						
Rear Polarizer	☐ Reflective	■ Tr	ans	sflective	☐ Transmissive			
Backlight Type	■ LED □ N	IO B/L	ı		□ EL			FL
Backlight Color	□ White □	l Amb	er		Blue Green		Yellow Green	☐ Other
View Direction	■ 6 O'clock				□ 12	O'clo	ock	
Temperature Range	■ Normal			Wide				
Frame	■ Black				☐ Silve	er		

Mode No: SD1602G

TO BE VERY CAREFUL!

The LCD driver ICs are made by CMOS process, which are very easy to be damaged by static charge, make sure the user is grounded when handling the LCM.



ABSOLUTE MAXIMUM RATING

(1) Electrical Absolute Ratings

Item	Symbol	Min.	Max.	Unit	Note
Power Supply for Logic	V_{DD} - V_{SS}	-0.3	7.0	Volt	
Power Supply for LCD	V_{DD} - V_{O}	-0.3	12.0	Volt	
Input Voltage	$V_{\rm I}$	-0.3	V_{DD}	Volt	
LED Power Dissipation	P_{AD}	_	621	mW	
LED Forward current	I_{AF}	_	135	mA	
LED Reverse Voltage	V_R	-	8	V	

Mode No: SD1602G

(2) Environmental Absolute Maximum Ratings

	ľ	Normal Te	mperatur	e	Wide Temperature				
Item	Operating		Sto	Storage		ating	Storage		
	Min,	Max.	Min,	Max.	Min, Max.		Min, Max.		
Ambient Temperature	0℃	+50°C	-20°C	+70°C	-20°C	+70°C	-30°C	+80°C	
Humidity(without condensation)	Note 2,4		Note 3,5		Note	e 4,5	Note 4,6		

- Note 2 $Ta \leq 50^{\circ}C: 80\% \text{ RH max}$
 - Ta>50°C : Absolute humidity must be lower than the humidity of 85%RH at 50°C
- Note 3 Ta at -20°C will be <48hrs at 70°C will be <120hrs when humidity is higher than 70%.
- Note 4 Background color changes slightly depending on ambient temperature. This phenomenon is reversible.
- Note 5 $Ta \le 70^{\circ}C: 75RH \text{ max}$
 - Ta>70°C: absolute humidity must be lower than the humidity of 75%RH at 70°C
- Note 6 Ta at -30°C will be <48hrs, at 80 °C will be <120hrs when humidity is higher than 70%.

Mode No: SD1602G

ELECTRICAL CHARACTERISTICS

Item	Symbol	Condition	Min.	Тур	Max.	Unit	note
Power Supply for Logic	V_{DD} - V_{SS}	-	4.5	5.0	5.5	Volt	
	$ m V_{IL}$	L level	0	-	0.6	Volt	
Input Voltage	$ m V_{IH}$	H level	2.2	-	V_{DD}	Volt	
LCM		Ta=0°C	-	-	-		
Recommend LCD Module	$V_{DD} - V_{O}$	Ta=25°C	4.2	4.5	4.8	Volt	
Driving Voltage		Ta=50°C	, -	-	-		
Power Supply Current for LCM	I_{DD}	$V_{DD} = 5.0 V$ $V_{DD} - V_O = 4.5 V$	-	2.0	3.0	mA	
LED Forward Voltage	V_{F}	If=90 mA	- -	4.1	4.6	Volt	
LED Forward Current	I_{F}	-	-	90	-	mA	
LED Reverse Current	I_R	VR=8V	-	-	0.2	mA	

OPTICAL CHARACTERISTICS

Itern	Symbol	Condition	Min.	Тур	Max.	Unit	note
	Φf(12 o'clock)		-	10	-		
Viewing angle	Φb(6 o'clock)	When Cr≥	-	30	-	Degree	9,10
range	Φl(9 o'clock)	1.4	-	30	-	Degree	9,10
	Φr(3 o'clock)		-	30	-		
Rise Time	Tr		-	200		mS	
Fall Time	Tf	V _{DD} -V _O	-	250		ms	
Frame frequency	Frm	=4.5V Ta=25°C	-	64	_	Hz	8,10
Contrast	Cr	•	_	3.0	-		7
The Brightness Of Backlight	L	IE-00 m 4	120	180	_	cd/m²	
Peak Emission Wavelength	λ Ρ	IF=90 mA	567	570	577	nm	

Mode No: SD1602G

TECHANICAL SPECIFICATION


ITEM	DESCRIPTION
Product No.	SD1602G
► 1 odule Size	66.0(W)×26.0(H)×8.5 max(D)
Viewing Area	51.0(W)mm×14.8(H)mm
D ot Size	0.46(W)mm×0.66(H)mm
D ot Pitch	0.50(W)mm×0.70(H)mm
Display Format	16 characters (W)×2 lines (H)
Duty Ratio	1/16 Duty
Controller	KS0066 or Equivalent


TINTERFACE PIN ASSIGNMENT

Pin No.	Pin Out	Level	Description
1	VSS	0V	Power Supply Ground
2	VDD	5V	Power Supply Voltage
3	Vo		Contrast Adj
4	RS	H/L	Register Select
5	R/W	H/L	Read / Write
6	Е	H,H→L	Enable Signal
7	DB0	H/L	Data Bit 0
8	DB1	H/L	Data Bit 1
9	DB2	H/L	Data Bit 2
10	DB3	H/L	Data Bit 3
11	DB4	H/L	Data Bit 4
12	DB5	H/L	Data Bit 5
13	DB6	H/L	Data Bit 6
14	DB7	H/L	Data Bit 7


Mode No: SD1602G


[Note 7] Definition of Operation Voltage (Vop)





[Note 8] Definition of Response Time (Tr, Tf)






Conditions:

Operating Voltage: Vop

Frame Frequency: 64 Hz


Viewing Angle(θ , φ): 0° , 0° Driving Wave form: 1/N duty, 1/a bias

[Note 9] Definition of Viewing Direction




Mode No: SD1602G


[Note 10] Definition of viewing angle



[Note 11] Description of Measuring Equipment




Reflective type




Transflective type

Mode No: SD1602G

BLOCK DIAGRAM



POWER SUPPLY





TIMING CHARACTERISTICS

AC Characteristics (VSS=0V , VDD=4.5V to 5.0V , Ta=0 to 50°C)

Mode	Characteristics	Symbol	Min.	Typ.	Max.	Unit
	E Cycle Time	tc	500	-	-	ns
	E Rise/Fall Time	t _R ,t _F	-	-	20	ns
lod	E Pulse Width (High,Low)	tw	230	-	-	ns
Write Mode	R/W And RS Setup Time	t su1	40	-	-	ns
Vrit	R/W And RS Hold Time	t _{H1}	10	-	-	ns
	Data Setup Time	tsu2	80	-	-	ns
	Data Hold Time	t _{H2}	10	-	-	ns
	E Cycle Time	tc	500	-	-	ns
	E Rise /Fall Time	tr,tf	-	-	20	ns
po	E Pulse Width(High, Low)	tw	230	_	_	ns
<u>S</u>	R/W And RS Setup Time	t su	40	-	-	ns
Read Mode	R/W And RS Hold Time	tн	10	-	_	ns
pasked.	Data Setup Time	to	-	ues	120	ns
	Data Hold Time	tон	10	-	-	ns

Read/Write Timing Chart





Mode No: Controller-SO

Commands

T44:				In	struct	ion co	de			The state of the s			Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB	1 DB0	Description		Time(fosc is 270 kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write"20H"toDDRAM.and DDRAM address to"00H" fi		1.53mS
Return Home	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "000 from AC and return cursor to original position if shifted. The contents of DDRAM are	o its	1.53mS
Entry Mode	0	0	0	0	0	0	0	1	I/D	S	Assign cursor moving direct and make shift of entire disp enable.		39 μS
Display ON/OFF	0	0	0	0	0	0	1	D	С	В	Set display(D), cursor(C),a cursor(B) on/off Control bit.	nd blinking of	39 μS
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and displa Shift control bit, and the Direction, without changing DDRAM data.	-	39 μS
Function Set	0	0	0	0	1	DL	N	F	*	Set interface data le		ength (DL:4- display font	39 μS
Set CG RAM Address	0	0	0 ;	1	AC5	AC4	AC3	AC2	AC	I AC0	Set CGRAM address in addr counter .	ess	39 μS
Set DD RAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC	AC0	Set CGRAM address in a	ess	39 μS
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC	AC0	Whether during internal Operation or not cat be know By reading BF. The contents Address counter can also be	of	0 μS
Write Data to ram	1	0	D7	D6	D5	D4	D3	D2	Dl	D0	Write data into internal RAM (DDRAM/CGRAM) .	Į.	43 μS
Read Data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	Read data from internal RAN (DDRAM/CGRAM). Description		1	43 μS
			Co	ode								Executed T	ime (max)
I/D=1 : Increr	nent			DL-	=0:4 - b	it			1	DDRAN	1: Display Data RAM	fcp or fose=250l	` ,
I/D=0 : Decre	ment			N=1	1 : 2 lir	nes				CGRAN	1: Character Generator RAM	However, when	Frequency
	$F=1:5 \times 11 \text{ dots}$ ADD:1		ACG:C	GRAM Address	changes,								
-			ADD:D	DRAM Address Corresponds to	execution time a	lso changes							
S/C=0 : Curso	or mov	ement		F=0	:5 x 8	dots				ursor a	ddress.	EX	
R/L=1 : Shift		•		BF=	=1:Inte	rnal op	eration	ı is	1	AC: Address Counter, used for both if fcp or fose is			270kHz
R/L=0 : Shift	to the	left		bein	ig perf	ormed			1	DDRAN	I and CGRAM	40µs x 250/270⁼	=37μs
DL=1 : 8-bit				BF=	=0 : Ins	tructio	n acce	ptable	4	: Inval	id.		

Mode No: Controller-SO

COMMANDS DESCRIPTION

Clear Display

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
	0	0	0	0	0	0	0	0	0	1	

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM Address to "00H" into AC (address counter). Return cursor to the original status .namely, bring the Cursor to the left edge on first line of the display. Make entry mode increment (I/D="1").

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	0	0	1	*	

Return Home is cursor return home instruction . Set DDRAM address to "00H" into the address Counter . Return cursor to its original site and return display to its original status, if shifted . Content of DDRAM is not changed .

Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

I/D: Increment/ decrement of DDRAM address (cursor or blink)

When I/D= "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D= "Low", cursor/blink moves to left and DDRAM address is increased by 1.

*CGRAM operates the same as DDRAM, when read from or write to CGRAM.

S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D ="1", shift left, I/D = "0": shift right).

Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	1	D	C	В	

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but Display data is remained in DDRAM.

C: Cursor ON/OFF control bit

When C ="High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

B: Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on , that performs alternate between all the high data and

When B = "Low", blink is off.

Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	1	S/C	R/L	*	*	

Without writing or reading of display data, shift right /left cursor position or display.

This instruction is used to correct or search display data. (Refer to Table 4)

During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line.

Note that display shift is performed simultaneously in all the line.

When displayed data is shifted repeatedly, each line shifted individually.

When display shift is performed, the contents of address counter are not changed.

	S/C	R/L	Operation
-	0	0	Shift cursor to the left, AC is decreased by 1.
	0	1	Shift cursor to the right, AC is decreased by 1.
	1	0	Shift all of the display to the left, cursor
	1	U	moves
l	1	1	Shift all of the display to the right, cursor
l	1	1	moves

Mode No: Controller-SO

Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	DL	N	F	*	*

DL: Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit mode with MPU. So to speak, DL is a signal to select 8-bit Or 4-bit bus mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N: Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

F: Display font type control bit

When F = "Low", it means 5*8 dots format display mode

When F = "High", 5*11 dots format display mode.

Set CG RAM Address

par.	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
- Constituently	0	. 0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DD RAM Address

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
-	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DD RAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N=1), DDRAM address in the 1^{st} line is from "00H" to "27H", and DDRAM address in the 2^{nd} line is from "40H" to "67H".

Mode No: Controller-SO

Read Busy Flag and Address

RS	R/W	DB7	DB6	DB5	DB4	DB4	DB3	DB2	DB1
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not . If the resultant BF is High , It means the internal operation is in progress and you have to wait until BF to be Low , and then the Next instruction can be performed . In this instruction you can read also can read also the value of address counter .

Write Data RAM

	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
L	1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM form DDRAM , CGRAM , is set by the previous address set instruction : DDRAM address set , CGRAM address set . RAM set instruction can also determine the AC direction to RAM . After write operation , the address is automatically increased/decreased by 1 , according to the entry mode .

Read Data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction . If address set instruction of RAM is not performed before this instruction , the data that read first is invalid , because the Direction of AC is not determined . If you read RAM data several times without RAM address set instruction before read operation , you can get correct RAM data from the second , but the first data would be incorrect , because there is no time margin to transfer RAM data .

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address Counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read Operation, display shift may not be executed correctly.

 ${f NOTE}$: In case of RAM write operation , after this AC is increased/decreased by 1 like read Operation . In this time , AC indicates the next address position , but you can read only the previous Data by read instruction .

Mode No: Controller-SO

DD RAM ADDRESSING

For 10*4 Display

Character DD RAM Address

1	2	3	4	5	6	7	8	9	10
00	01	02	03	04	05	06	07	08	09
40	41	42	43	44	45	46	47	48	49
0A	0B	0C	0D	0E	0F	10	11	12	13
5A	5B	5C	5D	5E	5F	50	51	52	53

For 16*1 Display

Character DD RAM Address

•	1	_	2		_		_	_	_					T		l
1	1		3	4	5	6	1	8	9	10	11	12	13	14	15	16
	00	01	02	03	04	05	06	07	40	41	42	43	44	45	46	47

For 16*2 or 8*2 Display

Character DD RAM Address

	The second second second			PROPERTY AND DESCRIPTION OF		-	_	name of the last o	WORKS WATER	***************************************	***************************************					
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
[00	01	02	03	04	05	06	07	8	9	0A	0B	0C	0D	0E	0F
	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

For 16*4 Display

Character DD RAM Address

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F

For 20*2 Display

Character DD RAM Address

1	2	3	4	5	6	7	8	9	10	 	17	18	19	20
00	01	02	03	04	05	06	07	08	0 9	 	10	11	12	13
40	41	42	43	44	45	46	47	48	49	 	50	51	52	53

Mode No: Controller-SO

For 20*4 Display

Character DD RAM Address

1		2	3	4	5	6	7	8	9	10	 	17	18	19	20
00	0	01	02	03	04	05	06	07	08	09	 	10	11	12	13
4(0	41	42	43	44	45	46	47	48	49	 	50	51	52	53
14	4	15	16	17	18	19	1A	1B	1C	1D	 	24	25	26	27
54	4	55	56	57	58	59	5A	5B	5C	5D	 	64	65	66	67

For 40*2 Display

Character DD RAM Address

	1	2	3	4	5	6	7	8	9	10	 	37	38	39	40
	00	01	02	03	04	05	06	07	08	09		24	25	26	27
4	40	41	42	43	44	45	46	47	48	49	 	64	65	66	67

For 40*4 Display

Character DD RAM Address

	Е	1	2	3	4	5	6	7	8	9	10			37	38	39	40
-	E1	00	01	02	03	04	05	06	07	08	09	ecu es au	es es es	24	25	26	27
1	LI	40	41	42	43	44	45	46	47	48	49			64	65	66	67
	E2	00	01	02	03	04	05	06	07	08	09		60 er ca	24	25	26	27
	12	40	41	42	43	44	45	46	47	48	49			64	65	66	67

For 10*1 Display

Character DD RAM Address

	1	2	3	4	5	6	7	8	9	10
L	00	01	02	03	04	40	41	42	43	44

Mode No: Controller-SO

CG RAM MAPPING

		Cha (DD							C	G F	RAM	1 Ad	ldres	SS					acter RA			8		
7 Hi	6 gh	5	4	3	2	1 L	0 .ow		5 Hig	4 gh	3	2	1 Lo	0 w		7 Hig	6 gh	5	4	3	2	1 L	0 ow	
0	0	0	0	*	0	0	0		0	0	0	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0		*	*	*	0 1 0 0 1 0 0	1 0 0 1 1 0 0	1 0 1 0 •1 0 0	0 1 0 0 1 0 0	0 0 0 0 0 0 0	←Character Pattern ←Cursor
0	0	0	0	*	0	0	1		0	0	1	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0		*	*	*	1 1 1 1 1 1 1 0	1 0 0 0 0 0 1	1 0 1 1 0 1 0	1 0 0 1 0 0	1 1 1 1 1 1 1	←Character Pattern ←Cursor
6 6 6	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0	000000000000000000000000000000000000000	0 0 0 0 0	0 0 0 0 0 0	9 9 9 9	0 0 0 0 0	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	3 3 4 9 9 9 9	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		e e e e e e e e e e e e e e e e e e e	0 0 0 0 0	6 6 6 6 6	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	6 9 0 0 0		0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	0 0 0 0 0	
0	0	0	0	*	1	1	1		1	1	1	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0		*	*	*	1 1 1 1 1 1 1 0	1 0 1 0 0 0 1	1 0 1 0 1 0 1 1 0 0 1 1 0 0	1 0 0 0 1 0 1	1 1 1 1 1 1 1	←Character Pattern ←Cursor

CHARACTER FONT TABLE

]	HIGH	ER 4	-BIT	(D4	TO D)7) of			er Cod				-	
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е]
	0	CG RAM (1)						3						選尾機構 選 選 選 選 選 選	記録数 記録数 記録数 記録数		
	1	CG RAM						施尼提 西 被思想思 朗 超 超 3 3 3 5				雌 觀 題 題 一般 音 感 題					
1)	2	(2) CG RAM (3)										別 服 樹 瀬 藤 登 登					
aacciiia	3	CG RAM (4)										26 12 12 12 13 13 15 15 15 15 15 15 15 15 15 15 15 15 15		医细胞 医细胞 配 配 配 配 配	題 時 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日 日	ì	
De Character Code (Hevadechinal)	4	CG RAM (5)										20 10 10 10 10 10 10 10 10 10 10 10 10 10					
10:01	5	CG RAM (6)				100 100		語図器				報題					
OI CHAIL	6	CG RAM (7)	-														
(220	7	CG RAM (8)										23 (26 (26 (26 (26 (26 (26 (26 (26 (26 (26					
2 (2)	8	CG RAM (1)	[1				MES.			-
110 1 11	9	CG RAM (2)	ſ	M # # # # # # # # # # # # # # # # # # #									8				
TIT CHITTE	Α	CG RAM (3)	1						E3 00 00 00 00 0	- 1		3 3 2 3 1 M M M M M M M M M		2 100 -		# # # # # # # # # # # # # # # # # # #	58
	В	(4)		## ## ## ## ## ## ##										-			
	С	(5)		25 SE			l	1	ł						155		1
	D	(6)		超闪新程	超級到底											(2) (6) (2) (96
	Е	(7)		## 25 \$16 \$16 \$16 \$16 \$16 \$16 \$16 \$16 \$16 \$16									# 15 B B B B B B B B B B B B B B B B B B		-		
	F	CG RAN (8)										超器	8			888	