## INDEX

S. No	Content
01	Implementation and Design of NAND gate using DSCH03
02	Relationship of NAND gate using μ-wind
03	Design and logic verification of combine circuit of $Y = \overline{AB + CD}$ using $\mu$ -wine.
04	Observation and verification of transfer characteristics of CMOS inverter.
05	Implementation and Design of full adder circuit using ASIC design tools. $Y=A\oplus B\oplus C$ and Carry=AB+BC+CA
06	Verification of nMOS and pMOS DC-Characteristics