


## Experiment Name: Observation and verification of transfer characteristics of CMOS inverter.

### Transfer characteristics of CMOS inverter:

- It has 5 region , A,B,C,D,E . Transistor operating regions are given below in chart.

Region	nMOS	pMOS
A	Cutoff	Linear
B	Saturation	Linear
C	Saturation	Saturation
D	Linear	Saturation
E	Linear	Cutoff



We can show the change of input which we give in the gate by this 5 regions.

- For Region A,  $0 \leq V_{in} \leq V_{tn}$ . NMOS is off,  $I_{dsn} = 0$ ; where PMOS is in linear region. In this circuit  $I_{dsp} = -I_{dsn}$ . Therefore both current will be zero, since  $I_{dsn} = 0$ . Now  $V_{dsp} = V_{DD} - V_{out}$  or,  $0 = V_{DD} - V_{out}$ ; in linear region  $V_{dsp} \approx 0$ . Therefore  $V_{out} = V_{DD}$ .
- In region B, the nMOS transistor starts to turn ON, pulling the output down.
- In region C, both transistors are in saturation. Notice that ideal transistors are only in region C for  $V_{in} = V_{DD}/2$  and that the slope of the transfer curve in this example is  $-8$  in this region, corresponding to infinite gain. Real transistors have finite output resistances on account of

channel length modulation, described in Section 2.4.2, and thus have finite slopes over a broader region over a broader region C.

- In region D, the pMOS transistor is partially ON and in region E, it is completely OFF, leaving the nMOS transistor to pull the output down to GND.
- Also notice that the inverter's current consumption is ideally zero, neglecting leakage, when the input is within a threshold voltage of the VDD or GND rails. This feature is important for low-power operation.

We can measure this change by the Beta ratio

If  $\beta_p / \beta_n \neq 1$ , switching point will move from  $V_{DD}/2$ . This is called *skewed* gate. Other gates: collapse into equivalent inverter

$\beta_p$  = mobility of pMOS = constant =  $W/L$

$\beta_n$  = mobility of nMOS = constant =  $W/L$ , Here  $w$  = width and  $L$  = Length

$\beta_p / \beta_n$  = constant, Which is depend on its transfer characteristics is changes.

### Objective of this Experiment:

- We can see the change of the output rate in the graph of voltage vs voltage and the voltage vs time.
- Here we use inverter to see the output result. Inverter is contain both pMOS and nMOS.
- Layout design simulation using Micro wind.
- To observe the deviation in results with default layout (automatic layout generation procedure) and our manual layout.


**Software:** Here we use  $\mu$ -wind software.

### Table:


Inverter	pMOS		nMOS		$\beta_p / \beta_n$
	Width	Length	Width	Length	
1 <sup>st</sup>	50	1	5	1	0.1
2 <sup>nd</sup>	5	1	5	1	1
3 <sup>rd</sup>	5	1	50	1	10

Here we use 3 inverter so we will get the three graph

### Schematic Diagram:




### Stick Diagram:



### Working Procedure:

- The automatic layout generated is not optimal layout in terms of area. Nor does it fit in the library specifications that we want. So the next step is to design the layout manually.
- Use the layout editor to design a CMOS layout of our 4-input NAND gate. Attempt to minimize the width of the gate. Open microwind and click *File* → *Select Foundry* and select *cmos 025.rul*. this sets our layout editor designs 0.25u technology.
- Let us consider the problem specifications are 100 lamda height and 20 lamda for  $V_{dd}$  and GND rails. So we will place  $V_{dd}$  and GND rails 20 lamda height and spaced 60 lamda apart.  $V_{dd}$  and GND rails are in Metal. The top rail is used as  $V_{dd}$ . And the bottom one is as GND. To create a metal rectangle click on Metal 1 in the palette and then the required rectangle in the layout window.



- The next step is to place two pMOS transistor in parallel. The source of the transistor is connected to the Vdd to the top. Create another device in a similar manner to place it in parallel to the first pMOS device. We share the 50 devices drain diffusions. This saves on area as well as reduces capacitances. At any stage of designing the layout, we can run DRC check to see if your design has any errors. A DRC check can be run by clicking an Analysis → Design Rule Checker.




Fig 1: Adding nMOS

- Place the pMOS transistor in our design.




Fig 2: pMOS added

- The next step is to build nMOS transistors. These are in series for a NAND gate. Click on the transistor symbol in the palette. A layout generator window will appear. Click on MOS tab and set W, L of the transistor. Set the type (nMOS/pMOS). Check the units of the sizes (lambda/micron)




Fig 3: Adding nMOS

- . Place the nMOS transistor in our design.




Fig4: nMOS added.

- Now metal and poly inputs are connected in 1<sup>st</sup> inverter.




Fig 5: adding poly silicon connections

- Now adding the pMOS for the 2<sup>nd</sup> inverter, Here the width and length is 5 and 1 for pMOS




Fig6: pMOS adding.

- Now metal and poly inputs are connected in 2<sup>nd</sup> inverter.




Fig7: pMOS added.

- Now adding the nMOS for the 2<sup>nd</sup> inverter, Here the width and length is 5 and 1 for nMOS




Fig8: nMOS adding.

- Now adding nMOS for the 2<sup>nd</sup> inverter.




Fig9: nMOS added.

- Now metal and poly inputs are connected in 2<sup>st</sup> inverter.






Fig 10: adding poly silicon connections

- Now adding pMOS for the 3<sup>rd</sup> inverter. Here the ratio of width and length is 5 and 1.




Fig11: pMOS adding.

- Now added pMOS for the 3<sup>rd</sup> inverter




Fig12: pMOS added.

- Now adding nMOS for the 3<sup>rd</sup> inverter. Here the ratio of width and length is 50 and 1.




Fig13: nMOS adding.

- Now added pMOS for the 3<sup>rd</sup> inverter




Fig14: nMOS added.

- Now metal and poly inputs are connected in 2<sup>st</sup> inverter.




Fig 15: adding poly silicon connections

- Finally the input and output are connected and we are now ready to run the simulation.




Fig 16: final diagram of CMOS inverter( with 3INVERT)

- To run the simulation of our circuit, click on *Simulate* → *Start Simulation*. Depending on the input sequences assigned at the input the output is observed. The power value is also taken. Make t<sub>phl</sub>, t<sub>plh</sub> and t<sub>p</sub> measurements, by changing the input sequences and clicking and dragging the mouse on the waveform in the horizontal direction. Most of the times, microwind automatically provides with the rise and fall delays on the waveforms. The power consumption is also provided at the bottom right of the window.
- Timing diagram (Voltage Vs Time)





Fig 16: Timing diagram

- Plot voltage Vs voltage



### Conclusion:

The CMOS INVERT gate is implemented using three pMOS and three nMMOS with different ratio. The required waveforms were obtained, observed and noted down using  $\mu$ -wind. And we observe the change of output in the voltage vs time graph and the voltage vs voltage graph .

Here, 3 graph is plotted cause here we use three inverter in the input .