Monish Devendan 1300817603 d). true e) true f) false gr. false h). true false i) true

2. Load stone Que operator as circular FoFO: a separate LSQ in the ROB we can achieve contain thing: 1. By using separate 180 we can allow Load / Stone instruction into the quie by the tail pointer in 159 indicating the most seeent instance, therefore Stall other operation at dispatch will be fast and other oreg to - neg instruction will be sent to respective Function units. 2. Each LSQ entry has it's own fields set up de Whenever a lood/stone instruction is prenamed, it is placed in The ROB and LSQ Hence by using LSQ Seperately bothe Load / Stone instruction uses register to computer effective address their teransfer data on data from address in memory into register. The effective address or most greent instance is written in use therefore Whenever there is de memory dependence between the usage of separate LSQ will help's us to find the memory dependence 3, use of Seperate LSQ maintains all-inflight memory instruction in program order

In the variation 3 of both the Physical and aychitectural register ar implement in common registes file The physical register allocated for destination of an instruction investigately after the instruction commitment. So if there is renamer we can use a locally Checkpoint at CRF, So when a instruction In the given cope example: The grenaming haldware to efficienty deallocate the physical sugister of R5 Instruction ADD defines R5, Greating a mapping to a physical negister P9 instruction MUL's last use of R5 However P9 cannot be freed until R5 stedefined in instruction MUL In meantime SUB instruction com pass between the last use P9 (R5) and its deallo cate no we can have active into to track all uncomitted instruction in per thrend

In the CRF has the destination elegiter and its converponding physical suggister. Here For each instruction detierement it will check it previous physical suggister for the particular address if the warrent mistrution is committed it will deallocate the previous associative Physical reguler assigned after committement. For example: When MUL instruction is about to commit it cheeks R5 prievious physical guegista as ADD RS is always committed it gets P9 then pg can be deallocated when MUL

ROB Format SP ROB -> Status & ROB > Ptype (x2x) ROB -> PC - Value (address of dispatched in street do ROB - ar address (address of destination) Rog , excedes ROB -) pregdest physical sugiter for the destination sugistion) Stalus will be I after The instruction is committed and Status is I it will sent to mename table of destination address with previous physical registee address also be sent

Stot id and sic bit update and head is increment. Then cheek the previous physical reguler mapped to that ar address to deallocate it if I kor head = - ARF (dest-reg) 28 (ARP (Stadus ==1)) PRF[ROB. p-reg-dest] = 0 ARF [ar-address] = Result from FU ARF[SYC-bit] = 0 head + +

d). You there will be a get performance physical rigitee of the pre previous the current instruction The atach Lase head a ART (certain) (1== CHANG) 7/1/1/1/ - Etia STZ JARA Asua + +

