



Monish Devendram
B00817603

1. a). false

b). true

c). true

d). true

e). true

f). false

g). false

h). true

i). false

j). true

2. Load Store Queue operates as circular FIFO:

By using a separate Lsq in the ROB we can achieve certain thing :-

1. By using separate Lsq we can allow more than one load/store instruction into the queue by the tail pointer in Lsq indicating the most recent instance, therefore stall other operation at dispatch will be fast and other reg-to-reg instruction will be sent to respective Function units.

2. Each Lsq entry has its own fields set up. Whenever a load/store instruction is executed, it is placed in the ROB and Lsq. Hence by using Lsq separately both the load/store instruction uses register to compute effective address then transfer data or data from address in memory into register. The effective address of most recent instance is written in Lsq. Therefore whenever there is ~~de~~ memory dependence between the usage of separate Lsq will help us to find the memory dependence.

3. Use of separate Lsq maintains all-inflight memory instruction in program order.

3.

- a). In the variation 3 of both the physical and architectural register are implemented in common registers file. A physical register allocated for destination of an instruction immediately after the instruction commitment. So if there is a rename, we can use a locally checkpoint at CRF, so when a instruction in the given code example:-

The renaming hardware to efficiently deallocate the physical register of R5. Instruction ADD defines R5, creating a mapping to a physical register P9, instruction MUL is last use of R5. However P9 cannot be freed until R5 is redefined in instruction MUL. In meantime SUB instruction can pass between the last use P9 (R5) and its deallocation.

We can have active links to track all uncommitted instructions in ~~parallel~~ program order.

In the CRF has the destination register and its corresponding physical register. ~~where~~ For each instruction commitment it will check its previous physical register for the particular destination address if the current instruction is committed it will deallocate the previous associative physical register assigned after commitment.

For example : When MUL instruction is about to commit it checks R5 previous physical register as ADD R5 is already committed it gets P9 then P9 can be deallocated when MUL commits.

b) ROB Format :-

ROB \rightarrow Status

ROB \rightarrow Itype (r2r)

ROB \rightarrow PC-Value (address of dispatched instruction)

ROB \rightarrow ar-address (address of destination)

ROB \rightarrow ex-codes

ROB \rightarrow p-reg-dest (physical register for the destination register)

~~ROB~~ Status will be 1 after the instruction is committed and if status is 1 it will sent to rename table if destination address with previous physical register address also be sent.

if (ROB.head == ~~rename~~
t

c). the result in ROB head is given to ARF that is pointed by retirement register alias table and ROB slot id and src bit update and head is increment. then check the previous physical register mapped to that ar-address to deallocate it

if (ROB.head == ARF(dest-reg)
&& (ARF(status) == 1))

{
PRF[ROB.p-reg-dest] = 0

ARF[ar-address] = Result from FU

ARF[src-bit] = 0

}

head++

d). Yes there will be a ~~ex~~ performance issue while committing to check the physical register of the previous instruction that was committed before the current instruction

4. a. associative lookup tags;
history bits (4 bits);
effective address of target.

4b.

Assume 1 → taken
0 → Not taken

History bits of BTB

