## EE518 LAB Experiment 8

# Design a Verilog module to sort a M length array using quick sort



Submitted by,
Monish Nath
ROLL NO-224102409
April 9, 2023

## Contents

1	Objective:	1
2	Theory:	1
3	Design Approach:	2
4	Verilog Code:	2
5	Test bench;	6
6	RTL Schematic:	7
7	Simulation:	8
8	Synthesis Reports:	9
9	Conclusions:	11

## List of Figures

1	Quick Sort Working
2	Schematic of quick sort circuit
3	Behavioural simulation waveform
4	Behavioural simulation waveform for inputs
5	Behavioural simulation waveform for outputs
6	Timing summary
7	Utilization report
8	Power report

## List of Tables

#### 1 Objective:

Design a Verilog module to sort a M length array with

- 1. N bit fixed point elements using quick sort
- 2. IEEE floating point elements using quick sort.

#### 2 Theory:

QuickSort is a Divide and Conquer algorithm. It picks an element as a pivot and partitions the given array around the picked pivot. There are many different versions of quickSort that pick pivot in different ways.

- 1. Always pick the first element as a pivot.
- 2. Always pick the last element as a pivot (implemented below)
- 3. Pick a random element as a pivot.
- 4. Pick median as the pivot.

The key process in quickSort is a partition(). The target of partitions is, given an array and an element x of an array as the pivot, put x at its correct position in a sorted array and put all smaller elements (smaller than x) before x, and put all greater elements (greater than x) after x. All this should be done in linear time.




Figure 1: Quick Sort Working

#### 3 Design Approach:

Here we have made a design using FSM and all the comparison are done is separate states. We have implemented a stack for the index storage and a sorter module which runs a for loop for partition index. As all the operations are done in different clock cycles it takes a lot of clock cycles to run all the iterations and give the final output.

#### 4 Verilog Code:

```
module sort_flt
    #(parameter M=8, N=32)
        (a_in, clock, rst, outP, outvalid);
    input [N-1:0] a_in;
    input clock, rst;
    output reg [N-1:0] outP;
    output reg outvalid;
    parameter S0 = 4'd0, S1 = 4'd1, S2 = 4'd2, S3 = 4'd3,
    S4 = 4'd4, S5 = 4'd5, S6 = 4'd6, S7 = 4'd7, S8 = 4'd8,
    S9 = 4'd9;
    reg [3:0] next_state, curr_state;
    reg [5:0] i, j, i_srt, j_srt, i_stk;
    reg [N-1:0] arr [M-1:0];
    reg [5:0] stk1 [M-1:0];
    reg [5:0] stk2 [M-1:0];
    reg push, pop, done, start;
    reg empty;
    reg [5:0] indxp1, indxp2, ind1, ind2, pi;
    wire [N-1:0] pivot;
    wire comp_flt;
    always@(posedge clock) begin
        if(rst) curr_state <= S0;</pre>
        else curr_state <= next_state;</pre>
```

end

```
always@(curr_state, a_in) begin
    case(curr_state)
    S0:
           begin next_state <= S1;</pre>
                   i <= 'b0;
                   j <= 'b0;
                   i_stk <= 'b0;
                   outP <= 'b0;
                   outvalid <= 'b0;</pre>
           end
    S1:
           begin push <= 'b0;</pre>
                  arr[i] <= a_in;</pre>
                  i <= i + 'b1;
                  next_state <= (i==M-1) ? S2 : S1;</pre>
                   outP <= 'b0;
               end
    S2: begin
                   indxp1 <= 'b0; //for starting sort</pre>
                   indxp2 \le M-1;
                  push <= 'b1;</pre>
                  next_state <= S3;</pre>
          end
    S3:
          begin
              push <= 'b0;</pre>
              pop <= 'b1;
              start <= 'b0;
              next_state <= S4;</pre>
          end
    S4:
          begin
              pop <= 'b0;
              if(empty=='b1)
              next_state <= S8;</pre>
              else if($signed(ind1) >= $signed(ind2))
              next_state <= S3;</pre>
              else begin
              //start <= 'b1;
              next_state <= (done=='b1) ? S6 : S5;</pre>
```

```
end
           \quad \text{end} \quad
      S5 : begin
               start <= 'b1;
               next_state <= (done=='b1) ? S6 : S4;</pre>
            end
      S6: begin
                indxp1 <= ind1;</pre>
                indxp2 \le pi-1;
                push <= 'b1;</pre>
                next_state <= S7;</pre>
           end
      S7: begin
                indxp1 <= pi+1;</pre>
                indxp2 <= ind2;</pre>
                push <= 'b1;</pre>
                next_state <= S3;</pre>
           end
      S8: begin
               outP <= arr[j];</pre>
               j <= j + 1;
               outvalid <= 'b1;</pre>
               next_state \le (j==M-1) ? SO : S9;
           end
      S9: begin
               outP <= arr[j];</pre>
               j \le j + 1;
               outvalid <= 'b1;</pre>
               next_state \le (j==M-1) ? SO : S8;
           end
     default: begin next_state <= S0;</pre>
                    i <= 'b0;
                    outP <= 'b0;
                end
     endcase
//SORTER
```

end

```
assign pivot = arr[ind2];
always@(posedge clock) begin
if(start == 'b0) begin
j_srt <= ind1;</pre>
i_srt <= ind1;</pre>
done <= 'b0; end
else if((start == 'b1) && (done == 'b0)) begin
if((comp_flt)&(j_srt<ind2)</pre>
    /*$signed(arr[j_srt]) < $signed(pivot)*/) begin</pre>
arr[i_srt] <= arr[j_srt];</pre>
arr[j_srt] <= arr[i_srt];</pre>
i_srt <= i_srt + 'b1; end
else if(j_srt == ind2) begin
arr[i_srt] <= pivot;</pre>
arr[ind2] <= arr[i_srt];</pre>
pi <= i_srt;</pre>
done <= 'b1; end
j_srt <= j_srt + 'b1;
end
else begin
j_srt <= 'b0;
i_srt <= 'b0;
done <= 'b0; end
end
//floating number compare
assign comp_flt = (pivot[N-1]>arr[j_srtM][N-1]) ? 'b0 :
                      (pivot[N-1] < arr[j_srt%M][N-1]) ? 'b1 :
                        (pivot[N-2:0] <arr[j_srt%M][N-2:0]) ?
                        arr[j_srt%M][N-1] : ~arr[j_srt%M][N-1];
//STACK
always@(posedge clock) begin
if(push == 'b1) begin
stk1[i_stk] <= indxp1;
stk2[i_stk] <= indxp2;
i_stk <= i_stk + 'b1; end
else if((pop == 'b1) & (i_stk != 'b0)) begin
```

```
ind1 <= stk1[i_stk-1];
ind2 <= stk2[i_stk-1];
i_stk <= i_stk - 'b1; end
else empty = (pop == 'b1) & (i_stk == 'b0);
end</pre>
```

#### endmodule

**Note:** The code will be almost similar for fixed point just the comparison logic will be changed. We can directly compare the fixed point numbers using signed function. Hence not writing a separate code for the same.

#### 5 Test bench;

```
module sort_flt_tb();
 reg clock, rst;
 reg [31:0] a;
 wire [31:0] outP;
          wire outvalid;
 always #50 clock = ~clock;
 sort_fixed DUT (a, clock, rst, outP, outvalid);
 initial begin
 clock = 1; rst = 1;
 #100 \text{ rst} = 0;
  #100 a = 32'b0_10000000_0101000000000000000000;
 end
```

endmodule

## 6 RTL Schematic:




Figure 2: Schematic of quick sort circuit

## 7 Simulation:




Figure 3: Behavioural simulation waveform




Figure 4: Behavioural simulation waveform for inputs



Figure 5: Behavioural simulation waveform for outputs

**Note:** The representation of the input and output are kept in single precision floating point representation.

### 8 Synthesis Reports:

The values have been found after synthesis of the corresponding designs. I have done the experiment on Vivado 2014.1. The FPGA board selected is Artix-7. The LUTs and Flops have been found from the utilization report. The delay has been found from the timing report and the power has been found from the power report.

We have added proper constraints and the synthesis results are shown below.



Figure 6: Timing summary

	Site Type	81		•			Available			
ŀ	Slice LUTs*		1054			70	134600			-
ı	LUT as Logic	I	1046	1	0	1	134600	1	0.77	I
I	LUT as Memory	1	8	1	0	1	46200	1	0.01	١
	LUT as Distributed RAM	I	8	1	0	1		1		1
١	LUT as Shift Register	1	0	1	0	1		1		1
١	Slice Registers	1	627	1	0	1	269200	1	0.23	1
	Register as Flip Flop	1	305	1	0	1	269200	1	0.11	1
I	Register as Latch	1	322	1	0	1	269200	1	0.11	1
1	F7 Muxes	E	0	1	0	1	67300	1	0.00	1
١	F8 Muxes	I	0	1	0	1	33650	1	0.00	1
+		+-		-+-		+		-+		-+

Figure 7: Utilization report




Figure 8: Power report

#### 9 Conclusions:

- We have designed the circuit as per the requirement.
- The functionality of our design have been verified . The functionality are showing as expected.
- The different parameters of the design such as LUTs, delay and power have been calculated from the synthesis and tabulated.