



	Table 4. Location of instructions		
Mnemonic	Brief description	See	Arch. [a]
LDRSB	Load Register with signed byte		All
LDRSBT	Load Register with signed byte, user mode		T2
LDRSH	Load Register with signed halfword		All
LDRSHT	Load Register with signed halfword, user mode		T2
LDRT	Load Register with word, user mode		х6М
LSL, LSR	Logical Shift Left, Logical Shift Right	ASR, LSL, LSR, ROR, and RRX	All
MAR	Move from Registers to 40-bit Accumulator		XScale
MCR	Move from Register to Coprocessor	MCR, MCR2, MCRR, and MCRR2	х6М
MCR2	Move from Register to Coprocessor	MCR, MCR2, MCRR, and MCRR2	5, x6M
MCRR	Move from Registers to Coprocessor	MCR, MCR2, MCRR, and MCRR2	5E, x6M
MCRR2	Move from Registers to Coprocessor	MCR, MCR2, MCRR, and MCRR2	6, x6M
MIA, MIAPH, MIAxy	Multiply with Internal 40-bit Accumulate	MIA, MIAPH, and MIAxy	XScale
MLA	Multiply Accumulate	MUL, MLA, and MLS	х6М
MLS	Multiply and Subtract	MUL, MLA, and MLS	T2
MOV	Move	MOV and MVN	All
MOVT	Move Top	MOVT	T2
MOV32 pseudo-instruction	Move 32-bit immediate to register	MOV32 pseudoinstruction	T2
MRA.	Move from 40-bit Accumulator to Registers	MAR and MRA	XScale
MRC	Move from Coprocessor to Register	MRC, MRC2, MRRC and MRRC2	x6M
MRC2	Move from Coprocessor to Register	MRC, MRC2, MRRC and MRRC2	5, x6M
MRRC	Move from Coprocessor to Registers	MRC, MRC2, MRRC and MRRC2	5E, x6M
MRRC2	Move from Coprocessor to Registers	MRC, MRC2, MRRC and MRRC2	6, x6M
MRS	Move from PSR to register		All
MRS	Move from system Coprocessor to Register		7A, 7R
MSR	Move from register to PSR		All
MSR	Move from Register to system Coprocessor		7A, 7R
MUL	Multiply	MUL, MLA, and MLS	All
MVN	Move Not	MOV and MVN	All
NOP	No Operation	NOP	All
ORN	Logical OR NOT	AND, ORR, EOR, BIC, and ORN	T2
ORR	Logical OR	AND, ORR, EOR, BIC, and ORN	All
PKHBT, PKHTB	Pack Halfwords	PKHBT and PKHTB	6, 7EM
PLD		PLD, PLDW, and PLI	
PLDW	Preload Data  Preload Data with intent to Write	PLD, PLDVV, and PLI  PLD, PLDW, and PLI	5E, x6M 7MP
PLI	Preload Data with Intent to Write  Preload Instruction	PLD, PLDVV, and PLI  PLD, PLDW, and PLI	7MP 7
PUSH, POP	PUSH registers to stack, POP registers from stack	PUSH and POP	All
		QADD, QSUB, QDADD, and	5E,
QADD, QDADD, QDSUB, QSUB	Saturating Arithmetic	QDSUB	7EM
QADD8, QADD16, QASX, QSUB8, QSUB16, QSAX	Parallel signed Saturating Arithmetic		6, 7EM
RBIT	Reverse Bits	REV, REV16, REVSH, and RBIT	T2
REV, REV16, REVSH	Reverse byte order	REV, REV16, REVSH, and RBIT	
RFE	Return From Exception		T2, x7M
ROR	Rotate Right Register	ASR, LSL, LSR, ROR, and RRX	All
RRX	Rotate Right with Extend	ASR, LSL, LSR, ROR, and RRX	х6М
RSB	Reverse Subtract	ADD, SUB, RSB, ADC, SBC, and RSC	All
RSC	Reverse Subtract with Carry	ADD, SUB, RSB, ADC, SBC, and RSC	х7М
SADD8, SADD16, SASX	Parallel signed arithmetic	Parallel add and subtract	6, 7EM
SBC	Subtract with Carry	ADD, SUB, RSB, ADC, SBC, and RSC	All
SBFX, UBFX	Signed, Unsigned Bit Field eXtract		T2
SDIV	Signed divide		7M, 7R

	Table 4. Location of instructions		
Mnemonic	Brief description	See	Arch. [a]
SEL	Select bytes according to APSR GE flags	SEL	6, 7EM
SETEND	Set Endianness for memory accesses	SETEND	6, x7M
SEV	Set Event	SEV, WFE, WFI, and YIELD	K, 6M
SHADD8, SHADD16, SHASX, SHSUB8, SHSUB16, SHSAX	Parallel signed Halving arithmetic	Parallel add and subtract	6, 7EM
SMC	Secure Monitor Call		z
SMLAxy	Signed Multiply with Accumulate (32 <= 16 x 16 + 32)	SMULxy and SMLAxy	5E, 7EM
SMLAD	Dual Signed Multiply Accumulate	SMLAD and SMLSD	6, 7EM
	(32 <= 32 + 16 x 16 + 16 x 16)		
SMLAL	Signed Multiply Accumulate (64 <= 64 + 32 x 32)	UMULL, UMLAL, SMULL, and SMLAL	х6М
SMLALXY	Signed Multiply Accumulate (64 <= 64 + 16 x 16)	SMLALxy	5E, 7EM
	Dual Signed Multiply Accumulate Long	SMLALD and SMLSLD	6, 7EM
	(64 <= 64 + 16 × 16 + 16 × 16)		
SMLAWy	Signed Multiply with Accumulate $(32 \le 32 \times 16 + 32)$	SMULWy and SMLAWy	5E, 7EM
SMLSD	Dual Signed Multiply Subtract Accumulate	SMLAD and SMLSD	6, 7EM
	(32 <= 32 + 16 x 16 - 16 x 16)		
SMLSLD	Dual Signed Multiply Subtract Accumulate Long	SMLALD and SMLSLD	6, 7EM
	(64 <= 64 + 16 x 16 - 16 x 16)		
SMMLA	Signed top word Multiply with Accumulate (32 <= TopWord(32 $\times$ 32 + 32))		6, 7EM
SMMLS	Signed top word Multiply with Subtract (32 <= TopWord(32 - 32 x 32))	SMMUL, SMMLA, and SMMLS	6, 7EM
SMMUL	Signed top word Multiply (32 <= TopWord(32 x 32))	SMMUL, SMMLA, and SMMLS	6, 7EM
SMUAD, SMUSD	Dual Signed Multiply, and Add or Subtract products	SMUAD(X) and SMUSD(X)	6, 7EM
SMULxy	Signed Multiply (32 <= 16 x 16)	SMULxy and SMLAxy	5E, 7EM
SMULL	Signed Multiply (64 <= 32 x 32)	UMULL, UMLAL, SMULL, and SMLAL	х6М
SMULWy	Signed Multiply (32 <= 32 x 16)	SMULWy and SMLAWy	5E, 7EM
SRS	Store Return State	SRS	T2, x7M
SSAT	Signed Saturate		6, x6M
SSAT16	Signed Saturate, parallel halfwords	SSAT16 and USAT16	6, 7EM
SSUB8, SSUB16, SSAX	Parallel signed arithmetic		6, 7EM
STC	Store Coprocessor	LDC, LDC2, STC, and STC2	х6М
STC2	Store Coprocessor	LDC, LDC2, STC, and STC2	5, x6M
STM	Store Multiple registers		All
STR	Store Register with word		All
STRB	Store Register with byte		All
STRBT	Store Register with byte, user mode		х6М
STRD	Store Registers with two words		5E, x6M
STREX	Store Register Exclusive		6, x6M
STREXB, STREXH	Store Register Exclusive Byte, Halfword		K, x6M
STREXD	Store Register Exclusive Doubleword		K, x7M
STRH	Store Register with halfword		All
STRHT	Store Register with halfword, user mode		T2
STRT	Store Register with word, user mode		x6M
SUB	Subtract	ADD, SUB, RSB, ADC, SBC, and RSC	All
SUBS pc, 1r	Exception return, no stack		T2, x7M
SVC (formerly SWI)	SuperVisor Call		All
SWP, SWPB	Swap registers and memory (ARM only)	SWP and SWPB	All, x7M
SXTAB, SXTAB16, SXTAH	Signed extend, with Addition	SXT, SXTA, UXT, and UXTA	6, 7EM
money ontribito, satan	ognea extend, with Addition	SKI, SKIP, OKI, AND OKIA	-0,7 LIVI

	Table 4. Location of instructions				
Mnemonic	Brief description	See	Arch. [a]		
SXTB, SXTH	Signed extend	SXT, SXTA, UXT, and UXTA	6		
SXTB16	Signed extend	SXT, SXTA, UXT, and UXTA	6, 7EM		
SYS	Execute system coprocessor instruction		7A, 7R		
TBB, TBH	Table Branch Byte, Halfword		T2		
TEQ	Test Equivalence		х6М		
TST	Test		All		
UADD8, UADD16, UASX	Parallel Unsigned Arithmetic		6, 7EM		
UDIV	Unsigned divide		7M, 7R		
UHADD8, UHADD16, UHASX, UHSUB8, UHSUB16, UHSAX	Parallel Unsigned Halving Arithmetic		6, 7EM		
UMAAL	Unsigned Multiply Accumulate Accumulate Long		6, 7EM		
	(64 <= 32 + 32 + 32 x 32)				
UMLAL, UMULL	Unsigned Multiply Accumulate, Unsigned Multiply	UMULL, UMLAL, SMULL, and SMLAL	х6М		
	(64 <= 32 × 32 + 64), (64 <= 32 × 32)				
UQADD8, UQADD16, UQASX, UQSUB8, UQSUB16, UQSAX	Parallel Unsigned Saturating Arithmetic		6, 7EM		
USAD8	Unsigned Sum of Absolute Differences		6, 7EM		
USADA8	Accumulate Unsigned Sum of Absolute Differences		6, 7EM		
USAT	Unsigned Saturate		6, x6M		
USAT16	Unsigned Saturate, parallel halfwords	SSAT16 and USAT16	6, 7EM		
USUB8, USUB16, USAX	Parallel unsigned arithmetic		6, 7EM		
UXTAB, UXTAB16, UXTAH	Unsigned extend with Addition	SXT, SXTA, UXT, and UXTA	6, 7EM		
UXTB, UXTH	Unsigned extend	SXT, SXTA, UXT, and UXTA			
UXTB16	Unsigned extend	SXT, SXTA, UXT, and UXTA	6, 7EM		
V*	See NEON and VFP Programming				
WFE, WFI, YIELD	Wait For Event, Wait For Interrupt, Yield	SEV, WFE, WFI, and YIELD	T2, 6M		
[a] Entries in the Architecture column have the following meanings:  All  These instructions are available in all versions of the ARM architecture.  5  These instructions are available in the ARMv5T*, ARMv6*, and ARMv7 architectures.					
5E These instructions are available in the ARMv5TE, AR 6	Mv6*, and ARMv7 architectures.				
These instructions are available in the ARMv6* and A $6M$					
These instructions are available in the ARMv6-M and <b>x6M</b> These instructions are not available in the ARMv6-M					
7 These instructions are available in the ARMv7 archite					
<b>7M</b> These instructions are available in the ARMv7-M arc					
x7M  These instructions are not available in the ARMv6-M  7EM	or ARMv7-M architecture, or any ARMv7E-M implementation.				
	mentations but not in the ARMv7-M or ARMv6-M architecture.				
These instructions are available in the ARMv7-R arch 7MP	itecture.				
	ectures that implement the Multiprocessing Extensions.				
These instructions are available in ThumbEE variants ${\bf J}$	of the ARM architecture.				
This instruction is available in the ARMv5TEJ, ARMv ${\bf K}$	5*, and ARMv7 architectures.				

These instructions are available in the ARMv6K, and ARMv7 architectures. T
These instructions are available in ARMv4T, ARMv5T\*, ARMv6\*, and ARMv7 architectures. T2

These instructions are available in the ARMv6T2 and above architectures. **XScale**These instructions are available in XScale versions of the ARM architecture.

Z

**←** 

Documentation Open a Support Case Architectures Learning Paths Communities My Support Cases Embedded and Microcontrollers On-Demand Videos Contact Support Compute Subsystems Developer Events Product Support Forums Internet of Things Memory Model Tool Laptops and Desktops Trust Center Mobile, Graphics, and Gaming Groups Licensing Servers and Cloud Computing Support and Training Options Reference Designs f in 0 % . arm

Copyright © 1995-2025 Arm Limited (or its affiliates). All rights reserved